数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3151 数据表(PDF) 55 Page - Texas Instruments

部件名 TNETX3151
功能描述  ThunderSWITCHE 12/3 ETHERNETE SWITCH WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3151 数据表(HTML) 55 Page - Texas Instruments

Back Button TNETX3151 Datasheet HTML 51Page - Texas Instruments TNETX3151 Datasheet HTML 52Page - Texas Instruments TNETX3151 Datasheet HTML 53Page - Texas Instruments TNETX3151 Datasheet HTML 54Page - Texas Instruments TNETX3151 Datasheet HTML 55Page - Texas Instruments TNETX3151 Datasheet HTML 56Page - Texas Instruments TNETX3151 Datasheet HTML 57Page - Texas Instruments TNETX3151 Datasheet HTML 58Page - Texas Instruments TNETX3151 Datasheet HTML 59Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 65 page
background image
TNETX3151
ThunderSWITCH
™ 12/3 ETHERNET™ SWITCH
WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS048A – MARCH 1998 – REVISED APRIL 1999
55
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
SDRAM interface
The SDRAM interface observes two types of timing:
D Multicycle timings between commands
D Subcycle timings between signals and DCLK
Figure 15 illustrates the SDRAM interfaces signal timing in which each type of SDRAM command and its
interrelated timings are shown. It is not intended to be representative of any particular receive or transmit buffer
operation.
SDRAM command to command (see Figure 15)
SYMBOL
PARAMETER
MIN
MAX
UNIT
tRSA
MRS to ACTV or REFR
24
ns
tRC
Row cycle time (ACTV to REFR to next ACTV or REFR)
120
ns
tRAS
Row active time (ACTV to DCAB)
72
ns
tRP
Row recharge time (DCAB to ACTV, REFR, or MRS)
36
ns
tRCD
Row to column delay (ACTV to READ or WRT)
36
ns
tAC3
Column access time [READ (CAS) latency] (READ to data sample)
36
ns
nCCD
Column address to column address (WRT to next READ or WRT, or READ to next READ)
24
ns
nCWL
Last data or write to new column address (WRT to next READ or WRT)
24
ns
tRWD
Read to write delay (READ to next WRT)
60
ns
tWR
Write recovery time (WRT to DCAB)
24
ns
DCLK
tRC
tRP
tRWD
tWR
nCWL
nCCD
tRCD
tRAS
tRSA
tAC3
tAC3
DRAS
DCAS
DW
DD31–DD00
DA13–DA00
REGISTER
SETTINGS
BUFFOP
READ1
WRITE
READ2
MODE
ROW
READ1
WRITE
READ2
XXXX
DA10=0
DA10=0
DA10=1
DA10=0
NOOP
NOOP
ACTV
READ
READ
DCAB
REFR
NOOP
NOOP
NOOP
NOOP
NOOP
NOOP
WRT
NOOP
NOOP
MRS
Figure 15. SDRAM Command to Command



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com