数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3151 数据表(PDF) 52 Page - Texas Instruments

部件名 TNETX3151
功能描述  ThunderSWITCHE 12/3 ETHERNETE SWITCH WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3151 数据表(HTML) 52 Page - Texas Instruments

Back Button TNETX3151 Datasheet HTML 48Page - Texas Instruments TNETX3151 Datasheet HTML 49Page - Texas Instruments TNETX3151 Datasheet HTML 50Page - Texas Instruments TNETX3151 Datasheet HTML 51Page - Texas Instruments TNETX3151 Datasheet HTML 52Page - Texas Instruments TNETX3151 Datasheet HTML 53Page - Texas Instruments TNETX3151 Datasheet HTML 54Page - Texas Instruments TNETX3151 Datasheet HTML 55Page - Texas Instruments TNETX3151 Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 65 page
background image
TNETX3151
ThunderSWITCH
™ 12/3 ETHERNET™ SWITCH
WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS048A – MARCH 1998 – REVISED APRIL 1999
52
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
10-Mbit/s interface (ports 04–15)
timing requirements (see Notes 3 through 6 and Figure 12)
NO.
MIN
MAX
UNIT
1
tc(THxCLK)
Cycle time, THxCLK
50
58
ns
2
Tw(THxCLK)
Pulse duration, THxCLK high or low
23
27
ns
3
tsu(THxSYNC)
Setup time, THxSYNC high before THxCLK
8
ns
4
tsu(THxCOL)
Setup time, THxCOL high before THxCLK
8
ns
4
tsu(THxCRS)
Setup time, THxCRS high before THxCLK
8
ns
4
tsu(THxLINK)
Setup time, THxLINK high before THxCLK
8
ns
4
tsu(THxRXD)
Setup time, THxRXD3–THxRXD0 valid before THxCLK
8
ns
4
tsu(THxRXDV)
Setup time, THxRXDV high before THxCLK
8
ns
5
th(THxSYNC)
Hold time, THxSYNC high after THxCLK
8
ns
6
th(THxCOL)
Hold time, THxCOL high after THxCLK
8
ns
6
th(THxCRS)
Hold time, THxCRS high after THxCLK
8
ns
6
th(THxLINK)
Hold time, THxLINK high after THxCLK
8
ns
6
th(THxRXD)
Hold time, THxRXD3–THxRXD0 valid after THxCLK
8
ns
6
th(THxRXV)
Hold time, THxRXDV high after THxCLK
8
ns
tr(THxCLK)
Rise time, THxCLK
2
ns
tf(THxCLK)
Fall time, THxCLK
2
ns
† THx = TH1 and TH2
NOTES:
3. The TNETE2008 must supply at least two THxSYNC pulses under normal conditions before driving valid data on the inputs to the
TNETX3151, or before expecting valid data on the outputs from the TNETX3151. This means that at least two full sequences must
be executed; only with the third THxSYNC pulse is valid data presented/expected.
4. At least two clocks must be driven before the deassertion of the system reset signal, and a minimum of two clocks must be driven
after the deassertion of the the system reset signal to ensure complete initialization of the internal circuitry of the TNETX3151 before
there is any valid activity across the interface.
5. For receive data, the TNETE2008 asserts the THxCOL signal during the appropriate slot time if it was asserted for any of the four
bits of data corresponding to that slot time.
6. For receive data, the TNETE2008 asserts the THxRXDV signal only if there are four valid bits of data in the nibble.
operating characteristics over recommended operating conditions (see Notes 3 through 6 and
Figure 12)
NO.
PARAMETER
MIN
MAX
UNIT
7
td(THxEN)
Delay time, from THxCLK
↑ to THxTXEN↑
13.5
ns
7
td(THxTXD)
Delay time, from THxCLK
↑ to THxTXD3–THxTXD0 valid
13.5
ns
7
td(THxRENEG)
Delay time, from THxCLK
↑ to THxRENEG↓
13.5
ns
8
td(THxTXEN)
Delay time, from THxCLK
↑ to THxTXEN↓
0
ns
8
td(THxTXD)
Delay time, from THxCLK
↑ to THxTXD3–THxTXD0 invalid
0
ns
8
td(THxRENEG)
Delay time, from THxCLK
↑ to THxRENEG↑
0
ns
† THx = TH1 and TH2
NOTES:
3. The TNETE2008 must supply at least two THxSYNC pulses under normal conditions before driving valid data on the inputs to the
TNETX3151, or before expecting valid data on the outputs from the TNETX3151. This means that at least two full sequences must
be executed; only with the third THxSYNC pulse is valid data presented/expected.
4. At least two clocks must be driven before the deassertion of the system reset signal, and a minimum of two clocks must be driven
after the deassertion of the the system reset signal to ensure complete initialization of the internal circuitry of the TNETX3151 before
there is any valid activity across the interface.
5. For receive data, TNETE2008 asserts the THxCOL signal during the appropriate slot time if it was asserted for any of the four bits
of data corresponding to that slot time.
6. For receive data, the TNETE2008 asserts the THxRXDV signal only if there are four valid bits of data in the nibble.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com