数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ICX205 数据表(PDF) 4 Page - Sony Corporation

部件名 ICX205
功能描述  Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for B/W Cameras
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SONY [Sony Corporation]
网页  http://www.sony.co.jp
标志 SONY - Sony Corporation

ICX205 数据表(HTML) 4 Page - Sony Corporation

  ICX205 Datasheet HTML 1Page - Sony Corporation ICX205 Datasheet HTML 2Page - Sony Corporation ICX205 Datasheet HTML 3Page - Sony Corporation ICX205 Datasheet HTML 4Page - Sony Corporation ICX205 Datasheet HTML 5Page - Sony Corporation ICX205 Datasheet HTML 6Page - Sony Corporation ICX205 Datasheet HTML 7Page - Sony Corporation ICX205 Datasheet HTML 8Page - Sony Corporation ICX205 Datasheet HTML 9Page - Sony Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
– 4 –
ICX205AL
Clock Voltage Conditions
Item
Readout clock voltage
VVT
VVH02A
VVH1, VVH2A,
VVH2B, VVH3
VVL1, VVL2A,
VVL2B, VVL3
V
φ1, Vφ2A,
V
φ2B, Vφ3
| VVL1 – VVL3 |
VVHH
VVHL
VVLH
VVLL
V
φH
VHL
V
φRG
VRGLH – VRGLL
VRGL – VRGLm
V
φSUB
14.55
–0.05
–0.2
–8.4
7.6
4.75
–0.05
3.0
22.15
15.0
0
0
–8.0
8.0
5.0
0
3.3
23.0
15.45
0.05
0.05
–7.6
8.4
0.1
0.9
1.3
1.0
0.9
5.25
0.05
5.5
0.4
0.5
23.85
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
1
2
2
2
2
2
2
2
2
2
3
3
4
4
4
5
VVH = VVH02A
VVL = (VVL1 + VVL3)/2
High-level coupling
High-level coupling
Low-level coupling
Low-level coupling
Low-level coupling
Low-level coupling
Horizontal transfer
clock voltage
Reset gate clock
voltage
Substrate clock voltage
Vertical transfer clock
voltage
Symbol
Min.
Typ.
Max.
Unit
Waveform
diagram
Remarks
Bias Conditions
Item
Supply voltage
Protective transistor bias
Substrate clock
Reset gate clock
VDD
VL
φSUB
φRG
14.55
15.0
∗1
∗2
∗2
15.45
V
Symbol
Min.
Typ.
Max.
Unit
Remarks
DC Characteristics
Item
Supply current
IDD
5.5
mA
Symbol
Min.
Typ.
Max.
Unit
Remarks
∗1 V
L
setting is the VVL voltage of the vertical transfer clock waveform, or the same power supply as the VL
power supply for the V driver should be used.
∗2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated
within the CCD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com