CS1631-FSZ datasheet(35/56 Pages) APEX

35 / 56 page

CS1630/31

DS954F2

6.14 Channel 1 Output Current (CH1CUR) – Address 41

CH1CUR sets the target output current for channel 1. The register value plus bit CH1CURMSB forms an un-

signed integer in the range of 0

value511.

6.15 Configuration 10 (Config10) – Address 42

6.16 Channel 2 Output Current (CH2CUR) – Address 43

CH2CUR sets the target output current for channel 2. The register value plus bit CH2CURMSB forms an un-

signed integer in the range of 0

value511.

654

BUCK3

BUCK2

BUCK1

BUCK0

RE1_ZCD2

RE1_ZCD1

RE1_ZCD0

CH2CURMSB

Number

Name

Description

[7:4]

BUCK[3:0]

Configures buck topology. The value is an unsigned integer in the range of

value15.

0 = Normal buck configuration

1 = Tapped buck ratio of one which is equivalent to a normal buck

configuration

2-15 = Tapped buck configuration where the ratio is equal to N.

[3:1]

RE1_ZCD[2:0]

Configures fixed time delay TRE1ZCD(delay) for zero-current detection (ZCD)

comparator to account for the delay on the rising edge of ZCD for channel 1.

The value is an unsigned integer in the range of 0

value7. The delay is

defined by:

[0]

CH2CURMSB

Most significant bit for the CH2CUR register (see "Channel 2 Output Current

(CH2CUR) – Address 43" on page 35).

654

TRE1ZCD delay



RE1_ZCD

[2:0] 50ns



CS1631-FSZ 数据表(PDF) 35 Page - Cirrus Logic

CS1631-FSZ 数据表(HTML) 35 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载