数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CS1631-FSZ 数据表(PDF) 38 Page - Cirrus Logic

部件名 CS1631-FSZ
功能描述  2-Channel TRIAC Dimmable LED Driver IC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  APEX [Cirrus Logic]
网页  http://www.cirrus.com
标志 APEX - Cirrus Logic

CS1631-FSZ 数据表(HTML) 38 Page - Cirrus Logic

Back Button CS1631-FSZ Datasheet HTML 34Page - Cirrus Logic CS1631-FSZ Datasheet HTML 35Page - Cirrus Logic CS1631-FSZ Datasheet HTML 36Page - Cirrus Logic CS1631-FSZ Datasheet HTML 37Page - Cirrus Logic CS1631-FSZ Datasheet HTML 38Page - Cirrus Logic CS1631-FSZ Datasheet HTML 39Page - Cirrus Logic CS1631-FSZ Datasheet HTML 40Page - Cirrus Logic CS1631-FSZ Datasheet HTML 41Page - Cirrus Logic CS1631-FSZ Datasheet HTML 42Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 56 page
background image
CS1630/31
38
DS954F2
6.22 Configuration 17 (Config17) – Address 49
6.23 Configuration 18 (Config18) – Address 50
7
654
32
10
DITHER
RESYNC
T2CH2GAIN5 T2CH2GAIN4 T2CH2GAIN3 T2CH2GAIN2 T2CH2GAIN1 T2CH2GAIN0
Number
Name
Description
[7]
DITHER
Configures dither on the second stage primary side peak current threshold.
0 = Disable dither
1 = Enable dither
[6]
RESYNC
Configures resynchronization of a dual channel second stage design where
the channel synchronization circuit is not directly driven from the SYNC pin. Bit
RESYNC controls the behavior of bits EXIT_PH[3:0] and DECL_PH[3:0] (see
"Configuration 15 (Config15) – Address 47" on page 37).
0 = Disable phase resynchronization
1 = Enable phase resynchronization
[3:0]
T2CH2GAIN[5:0]
Sets T2 compensation gain T2CH2CompGain for channel 2 which is required
when T2 measurement compensation is enabled for flyback designs. The
value is an unsigned integer in the range of 0
T2CH2CompGain<63. Compen-
sated T2 time T2Compensated used in the second stage charge regulation loop
is given by:
where,
T2CH2CompGain is a decimal number the range of 0.0T2CH2CompGain<4.0.
7
654
32
10
LEB3
LEB2
LEB1
LEB0
TEB3
TEB2
TEB1
TEB0
Number
Name
Description
[7:4]
LEB
[3:0]
Configures the leading-edge blanking time TLEB for the second stage peak
current measurement. The output of the current sense comparator which con-
trols the primary side peak current is ignored for time TLEB from the rising
edge of the gate drive signal.
[3:0]
TEB[3:0]
Configures the trailing-edge blanking time TTEB for zero-current detection. The
ZCD comparator output signal used to detect the secondary side inductor
demagnetization is blanked for time TTEB after the falling edge of the second
stage gate drive signal.
T2Compensated T2
=
Measured
TZCD Ri gEdge
sin
 T2CH2CompGain

–
T2CH2CompGain
T2CH2GAIN[5:0] 0.0625
=
TLEB LEB[3:0]
=
250ns

TTEB TEB[3:0]
=
2 50ns




Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com