AD7013ARS datasheet(2/20 Pages) AD

2 / 20 page

Parameter

AD7013A

Units

Test Conditions/Comments

RECEIVE SECTION

ADC SPECIFICATION

Number of Input Channels

(IRx–IRx) and

QRx–QRx); CR12 = 0

(AUX IRx–AUX IRx) and

(AUX QRx–AUX QRx); CR12 = 1

Number of ADC Channels

Resolution

Bits

ADC Signal Range

2.6

Volts p-p

Measured Using an Input Sine Wave of 3 kHz

Differential Signal Range

BIAS ± 0.65

Volts

For Both Noninverting and

Inverting Analog Inputs

Single-Ended Signal Range

BIAS ± 1.3

Volts

For Noninverting Analog Inputs;

Inverting Analog Inputs = V

BIAS

0.65 to (V

AA–0.65)

Volts min/max

Differential

1.3 to (V

AA–1.3)

Volts min/max

Single-Ended

Input Range Accuracy

±7.5

Accuracy

Bias Offset Error

±7.5

Autocalibration; V

BIAS = min/max

±55

User Calibration; I & Q Offset

Adjust Registers Equal to Zero

Dynamic Specifications

CMRR

–40

dB typ

Measured Using an Input Sine Wave of

3 kHz with Both Noninverting and

Inverting Inputs Tied Together

Dynamic Range

dB typ

Digital Mode Filter; CR11 = 0

dB typ

Analog Mode Filter; CR11 = 1

SNR2

dB min

Digital Mode Filter; CR11 = 0

dB typ

dB min

Analog Mode Filter; CR11 = 1

dB typ

Input Sampling Rate

1.5552/1.28

MHz

MCLK = 6.2208 MHz/5.12 MHz; MCLK/4

Output Word Rate

97.2/80

kHz

MCLK = 6.2208 MHz/5.12 MHz;

× Sampling of the Symbol Rate, MCLK/64

48.6/40

kHz

MCLK = 6.2208 MHz/5.12 MHz;

× Sampling of the Symbol Rate, MCLK/128

RECEIVE DIGITAL FILTERS

Digital Mode

MCLK = 6.2208 MHz

Root-Raised-Cosine

α = 0.35

Settling Time

329.2

µs

Absolute Group Delay

164.6

µs

Frequency Response

0–7.8975 kHz

±0.05

dB max

11.9 kHz

–3.0

16.4025 kHz

–19

> 30 kHz

–66

dB max

Analog Mode

MCLK = 5.12 MHz

Brick Wall Filter

Settling Time

400

µs

Absolute Group Delay

200

µs

Frequency Response

0–8 kHz

0 to –0.5

dB max

11.4 kHz

–3.0

15 kHz

–24

>17 kHz

–68

dB max

TIA IS-54 RECEIVE SPECIFICATIONS

Error Vector Magnitude3

% rms typ

Measured Using a Full-Scale Input

Error Offset Magnitude3

% rms typ

AA = VDD = +5 V ± 10%; AGND = DGND = 0 V; fMCLK = 6.2208 MHz;

A = TMIN to TMAX, unless otherwise noted)

–2–

REV. A

AD7013–SPECIFICATIONS1

AD7013ARS 数据表(PDF) 2 Page - Analog Devices

AD7013ARS 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

数据表下载

链接网址

AD7013ARS 数据表(PDF) 2 Page - Analog Devices

AD7013ARS 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

数据表 下载

链接网址

数据表下载