| 数据搜索系统,热门电子元器件搜索 |
|
WI.232FHSS-250-R 数据表(PDF) 49 Page - Radiometrix Ltd |
|
|
|||||||||||||||||||||||||||||
WI.232FHSS-250-R 数据表(HTML) 49 Page - Radiometrix Ltd |
|
49 / 67 page ![]() WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 48 Revision 1.1.0 4.1.33. Compatibility Mode (regCOMPATMODE) regNVCOMPATMODE (0x25) regCOMPATMODE (0x70) R/W R/W R/W R/W R/W R/W R/W R/W D7 D6 D5 D4 D3 D2 D1 D0 7 6 5 4 3 2 1 0 Default Compatibility Mode: Disabled (0x00) The Wi.232FHSS-250-R operates at a much narrower receive bandwidth (200kHz) than the Wi.232FHSS- 25 (600kHz). When the Wi.232FHSS-25 transmits, it deviates well outside the receiver bandwidth of the Wi.232FHSS-250-R. To address this problem, v1.0.5 and later Wi.232FHSS-25 firmware and all Wi.232FHSS-250-Rs support a compatibility mode. This allows both modules to communicate effectively with each other. When enabled (0x01), compatibility mode reduces the maximum RF data rate to 76.8kbps, reduces the Wi.232FHSS-25’s deviation to 80kHz, and reduces the Wi.232FHSS-25’s receiving bandwidth to 200kHz. All UART baud rates are supported, although the RF data rates associated with baud rates 31250, 38400, 57600, and 115200 will be diminished. 4.1.34. Auto Address Mode (regAUTADDMODE) regNVAUTADDMODE (0x26) regAUTADDMODE (0x71) R/W R/W R/W R/W R/W R/W R/W R/W D7 D6 D5 D4 D3 D2 D1 D0 7 6 5 4 3 2 1 0 Default Auto Address Mode: Disabled (0x00) When this register is enabled, the Wi.232FHSS-250-R module reads the Source Address from an incoming packet and auto-populates this information into the respective Destination Address register. This ensures that a subsequent transmission is sent only to the relevant module, in a point-to-point configuration. The upper 4 bits of the volatile register contains the last-received packet type. The values of these four bits are the same as the mode settings below. For instance, set regAUTADDMODE to 0x0F (Any Auto Address), and then receive a MAC packet from another module. When you read back the regAUTADDMODE register, the register value will be 0x4F. The lower 4-bits indicate the setting of the register (0xF, Any Auto Address), and the upper 4 bits indicate the type of packet that was received (0x4, MAC Address). The table below summarizes the allowed values for the lower 4-bits of the register. The lower 4-bits contain the value that controls the operation of this feature. The upper 4-bits are not read by the module and are only written upon a successful packet reception: |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |