AD9772EB datasheet(2/32 Pages) AD

2 / 32 page

REV. A

–2–

AD9772A–SPECIFICATIONS

DC SPECIFICATIONS

Parameter

Min

Typ

Max

Unit

RESOLUTION

Bits

DC ACCURACY

Integral Linearity Error (INL)

±3.5

LSB

Differential Nonlinearity (DNL)

±2.0

LSB

Monotonicity (12-Bit)

Guaranteed Over Specified Temperature Range

ANALOG OUTPUT

Offset Error

–0.025

+0.025

% of FSR

Gain Error (Without Internal Reference)

–2

±0.5

% of FSR

Gain Error (With Internal Reference)

–5

±1.5

% of FSR

Full-Scale Output Current

Output Compliance Range

–1.0

+1.25

Output Resistance

200

Ω

Output Capacitance

REFERENCE OUTPUT

Reference Voltage

1.14

1.20

1.26

Reference Output Current

µA

REFERENCE INPUT

Input Compliance Range

0.1

1.25

Reference Input Resistance (REFLO = 3 V)

Ω

Small Signal Bandwidth

0.5

MHz

TEMPERATURE COEFFICIENTS

Unipolar Offset Drift

ppm of FSR/

°C

Gain Drift (Without Internal Reference)

±50

ppm of FSR/

°C

Gain Drift (With Internal Reference)

±100

ppm of FSR/

°C

Reference Voltage Drift

±50

ppm/

°C

POWER SUPPLY

AVDD

Voltage Range

3.1

3.3

3.5

Analog Supply Current (IAVDD)34

Analog Supply Current in SLEEP Mode (IAVDD)

4.3

DVDD1, DVDD2

Voltage Range

3.1

3.3

3.5

Digital Supply Current (IDVDD1 + IDVDD2)37

CLKVDD, PLLVDD4 (PLLVDD = 3.0 V)

Voltage Range

3.1

3.3

3.5

Clock Supply Current (ICLKVDD + IPLLVDD)25

CLKVDD (PLLVDD = 0 V)

Voltage Range

3.1

3.3

3.5

Clock Supply Current (ICLKVDD)

6.0

Nominal Power Dissipation5

253

272

Power Supply Rejection Ratio (PSRR)

6 – AVDD

–0.6

+0.6

% of FSR/V

Power Supply Rejection Ratio (PSRR)

6 – DVDD

–0.025

+0.025

% of FSR/V

OPERATING RANGE

–40

+85

°C

NOTES

1Measured at I

OUTA driving a virtual ground.

2Nominal full-scale current, I

OUTFS, is 32

the IREF current.

3Use an external amplifier to drive any external load.

4Measured at f

DATA = 100 MSPS and fOUT = 1 MHz, DIV1, DIV0 = 0 V.

5Measured with PLL enabled at f

DATA = 50 MSPS and fOUT = 1 MHz.

6Measured over a 3.0 V to 3.6 V range.

Specifications subject to change without notice.

(TMIN to TMAX, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 0 V, DVDD = 3.3 V, IOUTFS = 20 mA, unless otherwise noted.)

AD9772EB 数据表(PDF) 2 Page - Analog Devices

AD9772EB 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载

链接网址

AD9772EB 数据表(PDF) 2 Page - Analog Devices

AD9772EB 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表 下载

链接网址

数据表下载