数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADMCF340 数据表(PDF) 21 Page - Analog Devices

部件名 ADMCF340
功能描述  DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADMCF340 数据表(HTML) 21 Page - Analog Devices

Back Button ADMCF340 Datasheet HTML 17Page - Analog Devices ADMCF340 Datasheet HTML 18Page - Analog Devices ADMCF340 Datasheet HTML 19Page - Analog Devices ADMCF340 Datasheet HTML 20Page - Analog Devices ADMCF340 Datasheet HTML 21Page - Analog Devices ADMCF340 Datasheet HTML 22Page - Analog Devices ADMCF340 Datasheet HTML 23Page - Analog Devices ADMCF340 Datasheet HTML 24Page - Analog Devices ADMCF340 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 40 page
background image
REV. 0
ADMCF340
–21–
VC
V1
PWMSYNC
COMPARATOR
OUTPUT
VCMAX
TVIL
TPWM – TCRST
TCRST
VVIL
t
Figure 12. Analog Input Block Operation
The ADC system consists of four comparators and a single
timer that may be clocked at either the DSP rate or half the
DSP rate, depending on the setting of the ADCCNT bit (Bit 7)
of the MODECTRL Register. When this bit is cleared, the
timer counts at a slower rate of CLKIN. When this bit is set, the
timer counts at CLKOUT or twice the rate of CLKIN. ADC1,
ADC2, ADC3, and ADCAUX are the registers that capture the
conversion times, which are the timer values when the associ-
ated comparator trips.
100
10
1
1
10
100
TUNED ICONST
DEFAULT ICONST
Figure 13. Timing Capacitor Selection
ADC Resolution
The ADC is intrinsically linked to the PWM block through the
PWMSYNC pulse controlling the ADC conversion process.
Because of this link, the effective resolution of the ADC is a
function of both the PWM switching frequency and the rate at
which the ADC counter timer is clocked. For a CLKOUT
period of TCK and a PWM period of TPWM, the maximum count
of the ADC is given by:
Max Count
T
T
T
for MODECTRL Bit
Max Count
T
T
T
for MODECTRL Bit
PWM
CRST
CK
PWM
CRST
CK
=−
()
()
=
=−
()
()
=
min
,
/
min
,
/
4095
2
70
4095
71
Where TPWM is equal to the PWM period if operating in single
update mode, or it is equal to half that period if operating in
double update mode. For an assumed CLKOUT frequency of
20 MHz and PWMSYNC pulsewidth of 2.0
µs, the effective
resolution of the ADC block is tabulated for various PWM
switching frequencies in Table VIII.
Table VIII. ADC Resolution Examples
PWM
MODECTRL[7] = 0
MODECTRL[7] = 1
Frequency
Max
Effective
Max
Effective
(kHz)
Count
Resolution
Count
Resolution
2.4
4095
12
4095
12
4
2480
>11
4095
12
8
1230
>10
2460
>11
18
535
>9
1070
>10
25
380
>8
760
>9
Programmable Current Source
The ADMCF340 has an internal current source that is used to
charge an external capacitor, generating the voltage ramp used for
conversion. The magnitude of the output of the current source circuit is
subject to manufacturing variations and can vary from one device to
the next. Therefore, the ADMCF340 includes a programmable
current source whose output can always be tuned to within 5% of
the target 100
µA. A 3-bit register, ICONST_TRIM, allows the
user to make this adjustment. The output current is proportional to
the value written to the register: 0x0 produces the minimum output,
and 0x7 produces the maximum output. The default value of
ICONST_TRIM after reset is 0x0.
Suggested implementations of the calibration routine are pro-
vided through Application Notes and code that can be found by
visiting www.analog.com/motorcontrol.
Charging Capacitor Selection
The charging capacitor value is selected based on the sample
(PWM) frequency desired. Too small a capacitor value will re-
duce the available resolution of the ADC by having the ramp voltage
rise rapidly and convert too quickly, not utilizing all possible counts
available in the PWM cycle. Too large a capacitor may not convert in
the available PWM cycle returning 0x000. To select a charging capaci-
tor, use Figure 13, select the sampling frequency desired, determine
if the current source is to be tuned to a nominal 100
µA or left in
the default (0x0 code) trim state, then determine the proper charge
capacitor off the appropriate curve.
SHA TIMER
REGISTER
SHA
STATE
MACHINE
OVERCURRENT
COMPARATOR
SHA TIMER
COUNTER
VOLTAGE
CURRENT
PWMSYNC
CLOCKOUT
MODECTRL REGISTER
CHANNEL SELECTION (ISENSE/V)
ADC CONVERSION
STATUS BIT
(ADC REGISTER)
SHA
–25x
VxL
(TO ADC)
TRIP
(TO PWMTRIP FILTER)
TRIP REF HIGH
TRIP REF LOW
Figure 14. Analog Front End Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com