2184 datasheet(27/31 Pages) AD

27 / 31 page

ADSP-2184

–27–

REV. 0

CAPACITIVE LOADING

Figures 22 and 23 show the capacitive loading characteristics of

the ADSP-2184.

CL – pF

300

100

150

200

250

T = +85 C

VDD = 4.5V

Figure 22. Typical Output Rise Time vs. Load Capacitance,

CL (at Maximum Ambient Operating Temperature)

CL – pF

100

150

250

200

–2

NOMINAL

–4

–6

Figure 23. Typical Output Valid Delay or Hold vs. Load

Capacitance, CL (at Maximum Ambient Operating

Temperature)

TEST CONDITIONS

Output Disable Time

Output pins are considered to be disabled when they have

stopped driving and started a transition from the measured

output high or low voltage to a high impedance state. The out-

put disable time (tDIS) is the difference of tMEASURED and tDECAY,

as shown in the Output Enable/Disable diagram. The time is the

interval from when a reference signal reaches a high or low

voltage level to when the output voltages have changed by 0.5 V

from the measured output high or low voltage. The decay time,

tDECAY, is dependent on the capacitive load, CL, and the current

load, iL, on the output pin. It can be approximated by the fol-

lowing equation:

tDECAY =

CL × 0.5V

from which

tDIS = tMEASURED – tDECAY

is calculated. If multiple pins (such as the data bus) are dis-

abled, the measurement value is that of the last pin to stop

driving.

1.5V

INPUT

OUTPUT

1.5V

Figure 24. Voltage Reference Levels for AC Measure-

ments (Except Output Enable/Disable)

Output Enable Time

Output pins are considered to be enabled when that have made

a transition from a high-impedance state to when they start

driving. The output enable time (tENA) is the interval from when

a reference signal reaches a high or low voltage level to when the

output has reached a specified high or low trip point, as shown

in the Output Enable/Disable diagram. If multiple pins (such as

the data bus) are enabled, the measurement value is that of the

first pin to start driving.

2.0V

1.0V

tENA

REFERENCE

SIGNAL

OUTPUT

tDECAY

VOH

(MEASURED)

OUTPUT STOPS

DRIVING

OUTPUT

STARTS

DRIVING

tDIS

tMEASURED

VOL

(MEASURED)

VOH (MEASURED) – 0.5V

VOL (MEASURED) +0.5V

HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE

THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.

VOH

(MEASURED)

VOL

(MEASURED)

Figure 25. Output Enable/Disable

OUTPUT

50pF

+1.5V

IOH

IOL

Figure 26. Equivalent Device Loading for AC Measure-

ments (Including All Fixtures)

2184 数据表(PDF) 27 Page - Analog Devices

2184 数据表(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载

链接网址

2184 数据表(PDF) 27 Page - Analog Devices

2184 数据表(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表 下载

链接网址

数据表下载