| 数据搜索系统,热门电子元器件搜索 |
|
ADT7420UCPZ-R2 数据表(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADT7420UCPZ-R2 数据表(HTML) 3 Page - Analog Devices |
|
3 / 24 page ![]() Data Sheet ADT7420 Rev. 0 | Page 3 of 24 SPECIFICATIONS TA = −40°C to +125°C, VDD = 2.7 V to 5.5 V, unless otherwise noted. Table 1. Parameter Min Typ Max Unit Test Conditions/Comments TEMPERATURE SENSOR AND ADC Accuracy1 0.0017 ±0.202 °C TA = −10°C to +85°C, VDD = 3.0 V ±0.25 °C TA = −20°C to +105°C, VDD = 2.7 V to 3.3 V ±0.31 °C TA = −40°C to +105°C, VDD = 3.0 V ±0.35 °C TA = −40°C to +105°C, VDD = 2.7 V to 3.3 V ±0.50 °C TA = −40°C to +125°C, VDD = 2.7 V to 3.3 V ±0.503 °C TA = −10°C to +105°C, VDD = 4.5 V to 5.5 V ±0.66 °C TA = −40°C to +125°C, VDD = 4.5 V to 5.5 V −0.85 °C TA = +150°C, VDD = 4.5 V to 5.5 V −1.0 °C TA = +150°C, VDD = 2.7 V to 3.3 V ADC Resolution 13 Bits Twos complement temperature value of the sign bit plus 12 ADC bits (power-up default resolution) 16 Bits Twos complement temperature value of the sign bit plus 15 ADC bits (Bit 7 = 1 in the configuration register) Temperature Resolution 13-Bit 0.0625 °C 13-bit resolution (sign + 12-bit) 16-Bit 0.0078 °C 16-bit resolution (sign + 15-bit) Temperature Conversion Time 240 ms Continuous conversion and one-shot conversion modes Fast Temperature Conversion Time 6 ms First conversion on power-up only 1 SPS Conversion Time 60 ms Conversion time for 1 SPS mode Temperature Hysteresis4 ±0.002 °C Temperature cycle = 25°C to 125°C and back to 25°C Repeatability5 ±0.015 °C TA = 25°C Drift6 0.0073 °C 500 hour stress test at +150°C with VDD = 5.0 V DC PSRR 0.1 °C/V TA = 25°C DIGITAL OUTPUTS (CT, INT, SDA—OPEN DRAIN) High Output Leakage Current, IOH 0.1 5 µA CT and INT pins pulled up to 5.5 V Output Low Voltage, VOL 0.4 V IOL = 3 mA at 5.5 V, IOL = 1 mA at 3.3 V Output High Voltage, VOH 0.7 × VDD V Output Capacitance, COUT 2 pF DIGITAL INPUTS (SCL, SDA, A0, A1) Input Current ±1 µA VIN = 0 V to VDD Input Low Voltage, VIL 0.3 × VDD V SCL and SDA only 0.4 V A0 and A1 only Input High Voltage, VIH 0.7 × VDD V SCL and SDA only 2 V A0 and A1 only SCL, SDA Glitch Rejection 50 ns Input filtering suppresses noise spikes of less than 50 ns Pin Capacitance 2 10 pF POWER REQUIREMENTS Supply Voltage 2.7 5.5 V Supply Current At 3.3 V 210 265 µA Peak current while converting, I2C interface inactive At 5.5 V 250 300 µA Peak current while converting, I2C interface inactive 1 SPS Current At 3.3 V 46 µA VDD = 3.3 V, 1 SPS mode, TA = 25°C At 5.5 V 65 µA VDD = 5.5 V, 1 SPS mode, TA = 25°C |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |