数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8731SEDS/V 数据表(PDF) 39 Page - Wolfson Microelectronics plc

部件名 WM8731SEDS/V
功能描述  Portable Internet Audio CODEC with Headphone Driver and Programmable Sample Rates
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8731SEDS/V 数据表(HTML) 39 Page - Wolfson Microelectronics plc

Back Button WM8731SEDS/V Datasheet HTML 35Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 36Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 37Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 38Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 39Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 40Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 41Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 42Page - Wolfson Microelectronics plc WM8731SEDS/V Datasheet HTML 43Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 65 page
background image
WM8731 / WM8731L
Production Data
w
PD, Rev 4.9, October 2012
39
ADCDAT lines are always outputs. They power up and return from standby low.
DACDAT is always an input. It is expected to be set low by the audio interface controller when the
WM8731/L is powered off or in standby.
ADCLRC, DACLRC and BCLK can be either outputs or inputs depending on whether the device is
configured as a master or slave. If the device is a master then the DACLRC and BCLK signals are
outputs that default low. If the device is a slave then the DACLRC and BCLK are inputs. It is expected
that these are set low by the audio interface controller when the WM8731/L is powered off or in
standby.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0000111
Digital Audio
Interface
Format
1:0
FORMAT[1:0]
10
Audio Data Format Select
11 = DSP Mode, frame sync + 2 data
packed words
10 = I
2S Format, MSB-First left-1
justified
01 = MSB-First, left justified
00 = MSB-First, right justified
3:2
IWL[1:0]
10
Input Audio Data Bit Length Select
11 = 32 bits
10 = 24 bits
01 = 20 bits
00 = 16 bits
4
LRP
0
DACLRC phase control (in left, right
or I
2S modes)
1 = Right Channel DAC data when
DACLRC high
0 = Right Channel DAC data when
DACLRC low
(opposite phasing in I
2S mode)
or
DSP mode A/B select (in DSP mode
only)
1 = MSB is available on 2nd BCLK
rising edge after DACLRC rising
edge
0 = MSB is available on 1st BCLK
rising edge after DACLRC rising
edge
5
LRSWAP
0
DAC Left Right Clock Swap
1 = Right Channel DAC Data Left
0 = Right Channel DAC Data Right
6
MS
0
Master Slave Mode Control
1 = Enable Master Mode
0 = Enable Slave Mode
7
BCLKINV
0
Bit Clock Invert
1 = Invert BCLK
0 = Don’t invert BCLK
Table 15 Digital Audio Interface Control
Note: If right justified 32 bit mode is selected then the WM8731/L defaults to 24 bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com