WM8731SEDSSLASHV datasheet(26/65 Pages) WOLFSON

26 / 65 page

WM8731 / WM8731L

Production Data

PD, Rev 4.9, October 2012

The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high

frequency noise.

The ADC Full Scale input is 1.0V rms at AVDD = 3.3 volts. Any voltage greater than full scale will

possibly overload the ADC and cause distortion. Note that the full scale input tracks directly with

AVDD.

The device employs a pair of ADCs. The input can be selected from either the Line Inputs or the

Microphone input under software control. The two channels cannot be selected independently. The

control is shown in Table 5.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

0000100

Analogue

Audio Path

Control

INSEL

Microphone/Line Input Select to ADC

1 = Microphone Input Select to ADC

0 = Line Input Select to ADC

Table 5 ADC Software Control

The digital data from the ADC is fed for signal processing to the ADC Filters.

ADC FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data

from the ADC to the correct sampling frequency to be output on the digital audio interface. Figure 16

illustrates the digital filter path.

FROM ADC

DIGITAL

HPF

DIGITAL

DECIMATION

FILTER

TO DIGITAL

AUDIO

INTERFACE

DIGITAL

DECIMATOR

HPFEN

Figure 16 ADC Digital Filter

The ADC digital filters contain a digital high pass filter, selectable via software control. The high-pass

filter response detailed in Digital Filter Characteristics. When the high-pass filter is enabled the dc

offset is continuously calculated and subtracted from the input signal. By setting HPOR the last

calculated dc offset value is stored when the high-pass filter is disabled and will continue to be

subtracted from the input signal. If the dc offset changes, the stored and subtracted value will not

change unless the high-pass filter is enabled. The software control is shown in Table 6.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

0000101

Digital Audio

Path Control

ADCHPD

ADC High Pass Filter Enable

(Digital)

1 = Disable High Pass Filter

0 = Enable High Pass Filter

HPOR

Store dc offset when High Pass

Filter disabled

1 = store offset

0 = clear offset

Table 6 ADC Software Control

WM8731SEDS/V 数据表(PDF) 26 Page - Wolfson Microelectronics plc

WM8731SEDS/V 数据表(HTML) 26 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载

链接网址

WM8731SEDS/V 数据表(PDF) 26 Page - Wolfson Microelectronics plc

WM8731SEDS/V 数据表(HTML) 26 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表 下载

链接网址

数据表下载