数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

INTEDG 数据表(PDF) 127 Page - Microchip Technology

部件名 INTEDG
功能描述  64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology
PDF  478 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

INTEDG 数据表(HTML) 127 Page - Microchip Technology

Back Button INTEDG Datasheet HTML 123Page - Microchip Technology INTEDG Datasheet HTML 124Page - Microchip Technology INTEDG Datasheet HTML 125Page - Microchip Technology INTEDG Datasheet HTML 126Page - Microchip Technology INTEDG Datasheet HTML 127Page - Microchip Technology INTEDG Datasheet HTML 128Page - Microchip Technology INTEDG Datasheet HTML 129Page - Microchip Technology INTEDG Datasheet HTML 130Page - Microchip Technology INTEDG Datasheet HTML 131Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 478 page
background image
 2010-2012 Microchip Technology Inc.
DS41414D-page 127
PIC16(L)F1946/47
12.0 I/O PORTS
Each port has three standard registers for its operation.
These registers are:
• TRISx registers (data direction)
• PORTx registers (reads the levels on the pins of
the device)
• LATx registers (output latch)
Some ports may have one or more of the following
additional registers. These registers are:
• ANSELx (analog select)
• WPUx (weak pull-up)
In general, when a peripheral is enabled on a port pin,
that pin cannot be used as a general purpose output.
However, the pin can still be read.
The Data Latch (LATx registers) is useful for
read-modify-write operations on the value that the I/O
pins are driving.
A write operation to the LATx register has the same
effect as a write to the corresponding PORTx register.
A read of the LATx register reads of the values held in
the I/O PORT latches, while a read of the PORTx
register reads the actual I/O pin value.
Ports that support analog inputs have an associated
ANSELx register. When an ANSEL bit is set, the digital
input buffer associated with that bit is disabled.
Disabling the input buffer prevents analog signal levels
on the pin between a logic high and low from causing
excessive current in the logic input circuitry. A
simplified model of a generic I/O port, without the
interfaces to other peripherals, is shown in Figure 12-1.
FIGURE 12-1:
GENERIC I/O PORT
OPERATION
EXAMPLE 12-1:
INITIALIZING PORTA
TABLE 12-1:
PORT AVAILABILITY PER
DEVICE
Device
PIC16F1946
●●
PIC16F1947
●●●
Q
D
CK
Write LATx
Data Register
I/O pin
Read PORTx
Write PORTx
TRISx
Read LATx
Data Bus
To peripherals
ANSELx
VDD
VSS
; This code example illustrates
; initializing the PORTA register. The
; other ports are initialized in the same
; manner.
BANKSEL PORTA
;
CLRF
PORTA
;Init PORTA
BANKSEL LATA
;Data Latch
CLRF
LATA
;
BANKSEL ANSELA
;
CLRF
ANSELA
;digital I/O
BANKSEL TRISA
;
MOVLW
B'00111000' ;Set RA<5:3> as inputs
MOVWF
TRISA
;and set RA<2:0> as
;outputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com