INTEDG datasheet(177/478 Pages) MICROCHIP

177 / 478 page

 2010-2012 Microchip Technology Inc.

DS41414D-page 177

PIC16(L)F1946/47

17.4

Low-Power Voltage State

In order for the DAC module to consume the least

amount of power, one of the two voltage reference input

sources to the resistor ladder must be disconnected.

Either the positive voltage source, (VSOURCE+), or the

negative voltage source, (VSOURCE-) can be disabled.

The negative voltage source is disabled by setting the

DACLPS bit in the DACCON0 register. Clearing the

DACLPS bit in the DACCON0 register disables the

positive voltage source.

17.4.1

OUTPUT CLAMPED TO POSITIVE

VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE+ with

the least amount of power consumption by performing

the following:

• Clearing the DACEN bit in the DACCON0 register.

• Setting the DACLPS bit in the DACCON0 register.

• Configuring the DACPSS bits to the proper

positive source.

• Configuring the DACR<4:0> bits to ‘11111’ in the

DACCON1 register.

This is also the method used to output the voltage level

from the FVR to an output pin. See Section 17.5

“Operation During Sleep”

for more information.

Reference Figure 17-3 for output clamping examples.

17.4.2

OUTPUT CLAMPED TO NEGATIVE

VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE- with

the least amount of power consumption by performing

the following:

• Clearing the DACEN bit in the DACCON0 register.

• Clearing the DACLPS bit in the DACCON0 register.

• Configuring the DACNSS bits to the proper

negative source.

• Configuring the DACR<4:0> bits to ‘00000’ in the

DACCON1 register.

This allows the comparator to detect a zero-crossing

while not consuming additional current through the DAC

module.

Reference Figure 17-3 for output clamping examples.

FIGURE 17-3:

OUTPUT VOLTAGE CLAMPING EXAMPLES

17.5

Operation During Sleep

When the device wakes up from Sleep through an

interrupt or a Watchdog Timer time-out, the contents of

the DACCON0 register are not affected. To minimize

current consumption in Sleep mode, the voltage

reference should be disabled.

17.6

Effects of a Reset

A device Reset affects the following:

• DAC is disabled.

• DAC output voltage is removed from the

DACOUT pin.

• The DACR<4:0> range select bits are cleared.

DAC Voltage Ladder

(see Figure 17-1)

VSOURCE+

DACEN = 0

DACLPS = 1

DACR<4:0> = 11111

VSOURCE-

DAC Voltage Ladder

(see Figure 17-1)

VSOURCE+

DACEN = 0

DACLPS = 0

DACR<4:0> = 00000

VSOURCE-

Output Clamped to Positive Voltage Source

Output Clamped to Negative Voltage Source

INTEDG 数据表(PDF) 177 Page - Microchip Technology

INTEDG 数据表(HTML) 177 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载