24AA02UID datasheet(11/30 Pages) MICROCHIP

11 / 30 page

 2013 Microchip Technology Inc.

DS20005202A-page 11

24AA02UID/24AA025UID

8.0

READ OPERATION

Read operations are initiated in the same way as write

operations, with the exception that the R/W bit of the

slave address is set to ‘

1’. There are three basic types

of read operations: current address read, random read

and sequential read.

8.1

Current Address Read

The 24AA02XUID contains an address counter that

maintains the address of the last word accessed, inter-

nally incremented by ‘

1’. Therefore, if the previous

access (either a read or write operation) was to address

n, the next current address read operation would

access data from address

n + 1. Upon receipt of the

slave address with R/W bit set to ‘

1’, the 24AA02XUID

issues an acknowledge and transmits the 8-bit data

word. The master will not acknowledge the transfer, but

does generate a Stop condition, and the 24AA02XUID

discontinues transmission (Figure 8-1).

8.2

Random Read

Random read operations allow the master to access

any memory location in a random manner. To perform

this type of read operation, the word address must first

be set. This is accomplished by sending the word

address to the 24AA02XUID as part of a write

operation. Once the word address is sent, the master

generates a Start condition following the acknowledge.

This terminates the write operation, but not before the

internal Address Pointer is set. The master then issues

the control byte again, but with the R/W bit set to a ‘

1’.

The 24AA02XUID will then issue an acknowledge and

transmit the 8-bit data word. The master will not

acknowledge the transfer, but does generate a Stop

condition, and the 24AA02XUID will discontinue

transmission (Figure 8-2).

8.3

Sequential Read

Sequential reads are initiated in the same way as a

random read, except that once the 24AA02XUID

transmits the first data byte, the master issues an

acknowledge as opposed to a Stop condition in a ran-

dom read. This directs the 24AA02XUID to transmit the

next sequentially-addressed 8-bit word (Figure 8-3).

To provide sequential reads, the 24AA02XUID contains

an internal Address Pointer that is incremented by one

upon completion of each operation. This Address

Pointer allows the entire memory contents to be serially

read during one operation.

8.4

Noise Protection

The 24AA02XUID employs a VCC threshold detector

circuit which disables the internal erase/write logic if the

VCC is below 1.5V at nominal conditions.

The SCL and SDA inputs have Schmitt Trigger and

filter circuits which suppress noise spikes to assure

proper device operation, even on a noisy bus.

FIGURE 8-1:

CURRENT ADDRESS READ

Bus Activity

Master

SDA Line

Bus Activity

Control

Byte

Data (n)

1 01 0 A2* A1*A0* 1

Chip

Select

Bits

Note:

* Bits A0, A1 and A2 are “don’t cares” for the 24AA02UID.

24AA02UID 数据表(PDF) 11 Page - Microchip Technology

24AA02UID 数据表(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表下载