数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

OMAP3530ECBC 数据表(PDF) 212 Page - Texas Instruments

部件名 OMAP3530ECBC
功能描述  OMAP3530/25 Applications Processor: OMAP 3 Architecture
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

OMAP3530ECBC 数据表(HTML) 212 Page - Texas Instruments

Back Button OMAP3530ECBC Datasheet HTML 208Page - Texas Instruments OMAP3530ECBC Datasheet HTML 209Page - Texas Instruments OMAP3530ECBC Datasheet HTML 210Page - Texas Instruments OMAP3530ECBC Datasheet HTML 211Page - Texas Instruments OMAP3530ECBC Datasheet HTML 212Page - Texas Instruments OMAP3530ECBC Datasheet HTML 213Page - Texas Instruments OMAP3530ECBC Datasheet HTML 214Page - Texas Instruments OMAP3530ECBC Datasheet HTML 215Page - Texas Instruments OMAP3530ECBC Datasheet HTML 216Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 264 page
background image
OMAP3530/25 Applications Processor
SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009
www.ti.com
Table 6-74. McSPI1, 2, and 4 Interface Switching Characteristics – Master Mode(1)(2)(3)
NO.
PARAMETER
1.15 V
1.0 V
UNIT
MIN
MAX
MIN
MAX
1/SM0 1/tc(CLK)
Frequency, mcspix_clk
48
24
MHz
tj(CLK)
Cycle jitter(4), mcspix_clk
-200
200
-200
200
ps
SM1
tw(CLK)
Pulse duration, mcspix_clk high or low
0.45*P(5)
0.55*P(5)
0.45*P(
0.55*P(5)
ns
5)
SM4
td(CLKAE-SIMOV)
Delay time, mcspix_clk active edge to mcspix_simo
–2.1
5
–2.1
11.3
ns
shifted
SM5
td(CSnA-CLKFE)
Delay time, mcspix_csi active to
Modes 1
A(6) – 3.1
A(6)
ns
mcspix_clk first edge
and 3
4.4
Modes 0
B(7) – 3.1
B(7)
ns
and 2
4.4
SM6
td(CLKLE-CSnI)
Delay time, mcspix_clk last edge to
Modes 1
B(7) – 3.1
B(7)
ns
mcspix_csi inactive
and 3
4.4
Modes 0
A(6) – 3.1
A(6)
ns
and 2
4.4
SM7
td(CSnAE-SIMOV)
Delay time, mcspix_csi active edge to
Modes 0
5.0
11.3
ns
mcspix_simo shifted
and 2
(1)
Timings are given for a maximum load capacitance of 20 pF for spix_csn signals, 30 pF for spix_clk and spix_simo signals with x = 1 or
2, and 20 pF for spi4_clk and spi4_simo signals.
(2)
In mcspix, x is equal to 1, 2, or 4. In mcspix_csn, n is equal to 0, 1, 2, or 3 for x equal to 1, n is equal to 0 or 1 for x equal to 2 and 4.
(3)
The polarity of mcspix_clk and the active edge (rising or falling) on which mcspix_simo is driven and mcspix_somi is latched is all
software configurable.
(4)
Maximum cycle jitter supported by mcspix_clk input clock.
(5)
P = mcspix_clk clock period
(6)
Case P = 20.8 ns, A = (TCS+0.5)*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). Case P > 20.8 ns, A = TCS*P (TCS is a
bitfield of MSPI_CHCONFx[26:25] register). For more information, see the McSPI chapter of the OMAP35x Technical Reference Manual
(TRM) [literature number SPRUF98].
(7)
B = TCS*P (TCS is a bit field of MSPI_CHCONFx[26:25] register). For more information, see the McSPI chapter of the OMAP35x
Technical Reference Manual (TRM) [literature number SPRUF98].
Table 6-75 and Table 6-76 assume testing over the recommended operating conditions (see Figure 6-42).
Table 6-75. McSPI 3 Interface Timing Requirements – Master Mode(1)(2)
NO.
PARAMETER
1.15 V
1.0 V
UNIT
MIN
MAX
MIN
MAX
SM2
tsu(SOMIV-CLKAE)
Setup time, mcspi3_somi valid before
1.5
4.3
ns
mcspi3_clk active edge
SM3
th(SOMIV-CLKAE)
Hold time, mcspi3_somi valid after mcspi3_clk
2.8
5.9
ns
active edge
(1)
The input timing requirements are given by considering a rise time and a fall time of 4 ns.
(2)
In mcspi3_csn, n is equal to 0 or 1. The polarity of mcspi3_clk and the active edge (rising or falling) on which mcspi3_simo is driven and
mcspi3_somi is latched is all software configurable.
Table 6-76. McSPI3 Interface Switching Requirements – Master Mode(1)(2)(3)
NO.
PARAMETER
1.15 V
1.0 V
UNIT
MIN
MAX
MIN
MAX
1/SM 1/tc(CLK)
Frequency, mcspix_clk
24
12
MHz
0
tj(CLK)
Cycle jitter(4), mcspix_clk
-200
200
-200
200
ps
(1)
The capacitive load is equivalent to 20 pF.
(2)
In mcspi3_csn, n is equal to 0 or 1. The polarity of mcspi3_clk and the active edge (rising or falling) on which mcspi3_simo is driven and
mcspi3_somi is latched is all software configurable.
(3)
This timing applies to all configurations regardless of McSPI3_CLK polarity and which clock edges are used to drive output data and
capture input data.
(4)
Maximum cycle jitter supported by mcspix_clk input clock.
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
212
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com