数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8574TS/3 数据表(PDF) 10 Page - NXP Semiconductors

部件名 PCF8574TS/3
功能描述  Remote 8-bit I/O expander for I2C-bus with interrupt
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8574TS/3 数据表(HTML) 10 Page - NXP Semiconductors

Back Button PCF8574TS/3 Datasheet HTML 6Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 7Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 8Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 9Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 10Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 11Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 12Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 13Page - NXP Semiconductors PCF8574TS/3 Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 33 page
background image
PCF8574_PCF8574A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 5 — 27 May 2013
10 of 33
NXP Semiconductors
PCF8574; PCF8574A
Remote 8-bit I/O expander for I2C-bus with interrupt
8.5 Interrupt output (INT)
The PCF8574/74A provides an open-drain output (INT) which can be fed to a
corresponding input of the microcontroller (see Figure 10). As soon as a port input is
changed, the INT will be active (LOW) and notify the microcontroller.
An interrupt is generated at any rising or falling edge of the port inputs. After time tv(Q), the
signal INT is valid.
The interrupt will reset to HIGH when data on the port is changed to the original setting or
data is read or written by the master.
In the Write mode, the interrupt may be reset (HIGH) on the rising edge of the
acknowledge bit of the address byte and also on the rising edge of the write to port pulse.
The interrupt will always be reset (HIGH) on the falling edge of the write to port pulse (see
Figure 8).
The interrupt is reset (HIGH) in the Read mode on the rising edge of the read from port
pulse (see Figure 9).
During the interrupt reset, any I/O change close to the read or write pulse may not
generate an interrupt, or the interrupt will have a very short pulse. After the interrupt is
reset, any change in I/Os will be detected and transmitted as an INT.
At power-on reset all ports are in Input mode and the initial state of the ports is HIGH,
therefore, for any port pin that is pulled LOW or driven LOW by external source, the
interrupt output will be active (output LOW).
Fig 10. Application of multiple PCF8574/74As with interrupt
002aad634
VDD
MICROCONTROLLER
INT
PCF8574
INT
PCF8574
INT
device 1
device 2
PCF8574A
INT
device 16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com