ADP1655

Rev. 0 | Page 21 of 24

The worst-case capacitance accounting for capacitor variation

over temperature, component tolerance, and voltage is calcu-

lated using the following equation:

where:

TEMPCO is the worst-case capacitor temperature coefficient.

TOL is the worst-case component tolerance.

In this example, TEMPCO over −40°C to +85°C is assumed to

be 15% for an X5R dielectric, TOL is assumed to be 10%, and

Substituting these values in the equation yields

12

DC BIAS VOLTAGE (V)

10

8

6

4

2

0

0

2

4

6

8

101214

16

Figure 35. DC Bias Characteristic of a 16 V, 10 μF Ceramic Capacitor

To guarantee the performance of the ADP1655, it is imperative

that the effects of dc bias, temperature, and tolerances on the

behavior of the capacitors be evaluated for each application.

The peak-to-peak output voltage ripple for the selected output

capacitor and inductor values is calculated using the following

equation:

()

OUT

SW

RIPPLE

OUT

SW

IN

RIPPLE

C

f

I

C

L

f

V

V

×

×

=

×

×

×

×

π

=

8

2

2

Capacitors with lower equivalent series resistance (ESR) are

preferred to guarantee low output voltage ripple, as shown in

the following equation:

RIPPLE

RIPPLE

COUT

I

V

ESR

≤

The effective capacitance needed for stability, which includes

temperature and dc bias effects, is 4 μF.