数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP3SE110 数据表(PDF) 34 Page - Altera Corporation

部件名 EP3SE110
功能描述  Stratix III Device Handbook
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP3SE110 数据表(HTML) 34 Page - Altera Corporation

Back Button EP3SE110 Datasheet HTML 30Page - Altera Corporation EP3SE110 Datasheet HTML 31Page - Altera Corporation EP3SE110 Datasheet HTML 32Page - Altera Corporation EP3SE110 Datasheet HTML 33Page - Altera Corporation EP3SE110 Datasheet HTML 34Page - Altera Corporation EP3SE110 Datasheet HTML 35Page - Altera Corporation EP3SE110 Datasheet HTML 36Page - Altera Corporation EP3SE110 Datasheet HTML 37Page - Altera Corporation EP3SE110 Datasheet HTML 38Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 341 page
background image
1–24
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
Switching Characteristics
Stratix III Device Handbook, Volume 2
© July 2010
Altera Corporation
Figure 1–2 shows the DPA time specification with DPA PLL calibration enabled.
Miscellaneous
10101010
8
32
without DPA
PLL calibration
256 data transitions
with DPA PLL
calibration
3×256 data transitions +
2×96 slow clock cycles
(6)
——
01010101
8
32
without DPA
PLL calibration
256 data transitions
with DPA PLL
calibration
3×256 data transitions +
2×96 slow clock cycles
(6)
——
Notes to Table 1–26:
(1) The DPA lock time is for one channel.
(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
(3) The DPA lock time stated in this table applies to both commercial and industrial grade.
(4) These are the number of repetitions for the stated training pattern to achieve 256 data transitions.
(5) Altera recommends PLL re-calibration for the situations below to guarantee DPA locking:
Sparse data transitions. For example: Repeating sequences of ten 1s and ten 0s.
0 PPM frequency difference and/or 0° phase difference between the clock and data.
(6) Slow clock = data rate (Hz)/ Deserialization factor.
Table 1–26. DPA Lock Time Specifications for Stratix III Devices (Note 1), (2), (3) (Part 2 of 2)
Standard
Training
Pattern
Number of
Data
Transitions
in one
Repetition
of Training
Pattern
Number of
repetitions
per 256
Data
Transition
(4)
Condition (5)
Min
Typ
Max
Figure 1–2. DPA Lock Time Specification with DPA PLL Calibration Enabled
rx_dpa_locked
rx_reset
DPA Lock Time
256 data
transitions
96 slow
clock cycles
256 data
transitions
256 data
transitions
96 slow
clock cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com