数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5TQ4G43AFR-RDC 数据表(PDF) 15 Page - Hynix Semiconductor

部件名 H5TQ4G43AFR-RDC
功能描述  4Gb DDR3 SDRAM
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5TQ4G43AFR-RDC 数据表(HTML) 15 Page - Hynix Semiconductor

Back Button H5TQ4G43AFR-RDC Datasheet HTML 11Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 12Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 13Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 14Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 15Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 16Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 17Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 18Page - Hynix Semiconductor H5TQ4G43AFR-RDC Datasheet HTML 19Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 35 page
background image
Rev. 1.0 / Apr. 2013
15
Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns
Table 2 -Basic IDD and IDDQ Measurement Conditions
Symbol
DDR3-1066
DDR3-1333
DDR3-1600
DDR3-1866
DDR3-2133
Unit
7-7-7
9-9-9
11-11-11
13-13-13
14-14-14
tCK
1.875
1.5
1.25
1.07
0.938
ns
CL
7
9
11
13
14
nCK
nRCD
7
9
11
13
14
nCK
nRC
27
33
39
45
50
nCK
nRAS
20
24
28
32
36
nCK
nRP
7
9
11
13
14
nCK
nFAW
1KB page size
20
20
24
26
27
nCK
2KB page size
27
30
32
33
38
nCK
nRRD
1KB page size
4
4
5
5
6
nCK
2KB page size
6
5
6
6
7
nCK
nRFC -512Mb
48
60
72
85
97
nCK
nRFC-1 Gb
59
74
88
103
118
nCK
nRFC- 2 Gb
86
107
128
150
172
nCK
nRFC- 4 Gb
139
174
208
243
279
nCK
nRFC- 8 Gb
187
234
280
328
375
nCK
Symbol
Description
IDD0
Operating One Bank Active-Precharge Current
CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8a); AL: 0; CS: High between ACT
and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO:
MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see
Table 3); Output Buffer and RTT: Enabled in Mode Registersb); ODT Signal: stable at 0; Pattern Details:
see Table 3.
IDD1
Operating One Bank Active-Precharge Current
CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8a); AL: 0; CS: High between
ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to
Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2,... (see Table
4); Output Buffer and RTT: Enabled in Mode Registersb); ODT Signal: stable at 0; Pattern Details: see
Table 4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com