数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L9823 数据表(PDF) 10 Page - STMicroelectronics

部件名 L9823
功能描述  Octal low-side driver for bulb, resistive and inductive loads with serial input control, output protection and diagnostic
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L9823 数据表(HTML) 10 Page - STMicroelectronics

Back Button L9823 Datasheet HTML 6Page - STMicroelectronics L9823 Datasheet HTML 7Page - STMicroelectronics L9823 Datasheet HTML 8Page - STMicroelectronics L9823 Datasheet HTML 9Page - STMicroelectronics L9823 Datasheet HTML 10Page - STMicroelectronics L9823 Datasheet HTML 11Page - STMicroelectronics L9823 Datasheet HTML 12Page - STMicroelectronics L9823 Datasheet HTML 13Page - STMicroelectronics L9823 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
Electrical specifications
L9823
10/19
DocID7791 Rev 7
COUT
Output capacitance
VOUT = 16 V; f = 1 MHz
-
-
300
pF
Outputs short circuit protection
ISCB
Overcurrent shutoff threshold
SFPD = Low, VOUT  VDG
0.5
1.6
2.5
A
IOUT LIM Short circuit current limitation
-
0.5
1.6
2.5
A
tdly SCB Short circuit shutdown delay
SFPD = Low, VOUT  VDG
CSB = 50% to
IOUT  1/2 IOUT LIM
70
150
250
µs
Diagnostics
VDG
Diagnostic threshold voltage
-
0.5·VDD
0.55·VDD 0.6·VDD
V
IOUT OL
Open load detection sink
current
Vout = VDG
Output programmed OFF
30
60
100
µA
tdly SFPD Diagnostic detection filter time
SFPD = Low, VOUT  VDG
CSB = 50% to valid data at SO
70
150
250
µs
Outputs timing
tdon
Turn-on delay
CSB = 50% to RL = 50 
VOUT = 0.9 Vbat, Vbat = 16 V
-
-
20
µs
tdoff
Turn-off delay
CSB = 50% to RL = 50 
VOUT = 0.1·Vbat, Vbat = 16 V
-
-
20
µs
dVon/dt Turn-on voltage slew-rate
90% to 30% of Vbat;
RL = 50 ; Vbat = 16 V
0.7
2.1
3.5
V/µs
dVoff/dt Turn-off voltage slew-rate
30% to 90% of Vbat;
RL = 50 ; Vbat = 16 V
0.7
2.1
3.5
V/µs
dVoff
clamp/dt
Turn-off voltage clamp slew-
rate
30% to 80% of VOUT clamp
RL = 500 
0.7
2.1
5.5
V/µs
Serial diagnostic link (Load capacitor at SO = 200 pF)
fsclk
Clock frequency
50% duty cycle
3
-
-
MHz
tclh
Minimum time SCLK = HIGH
-
160
-
-
ns
tcll
Minimum time SCLK = LOW
-
160
-
-
ns
tpcld
Propagation delay
SCLK to data at SO valid
4.9 V
 VDD  5.1 V
-
-
100
ns
tcsdv
CSB = LOW to data at SO
active
-
-
-
100
ns
tsclch
SCLK low before CSB low
Setup time SCLK to CSB change
H/L
100
-
-
ns
thclcl
SCLK change L/H after CSB =
Low
Setup time CSB to SCLK change
L/H
100
-
-
ns
tscld
SI input setup time
SCLK change H/L after SI data
valid
20
-
-
ns
Table 5. Electrical characteristics (continued)
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com