数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8323E 数据表(PDF) 33 Page - Freescale Semiconductor, Inc

部件名 MPC8323E
功能描述  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8323E 数据表(HTML) 33 Page - Freescale Semiconductor, Inc

Back Button MPC8323E Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8323E Datasheet HTML 37Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 82 page
background image
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
Freescale Semiconductor
33
I
2C
11 I2C
This section describes the DC and AC electrical characteristics for the I2C interface of the MPC8323E.
11.1
I2C DC Electrical Characteristics
Table 33 provides the DC electrical characteristics for the I2C interface of the MPC8323E.
11.2
I2C AC Electrical Specifications
Table 34 provides the AC timing parameters for the I2C interface of the MPC8323E.
Table 33. I2C DC Electrical Characteristics
At recommended operating conditions with OVDD of 3.3 V ± 10%.
Parameter
Symbol
Min
Max
Unit
Notes
Input high voltage level
VIH
0.7
× OVDD
OVDD + 0.3
V
Input low voltage level
VIL
–0.3
0.3
× OVDD
V—
Low level output voltage
VOL
00.4
V
1
Output fall time from VIH(min) to VIL(max) with a bus
capacitance from 10 to 400 pF
tI2KLKV
20 + 0.1
× CB
250
ns
2
Pulse width of spikes which must be suppressed by the
input filter
tI2KHKL
050
ns
3
Capacitance for each I/O pin
CI
—10
pF
Input current (0 V
≤ VIN ≤ OVDD)IIN
—±5
μA4
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. CB = capacitance of one bus line in pF.
3. Refer to the
MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for information on the
digital filter used.
4. I/O pins obstructs the SDA and SCL lines if OVDD is switched off.
Table 34. I2C AC Electrical Specifications
All values refer to VIH (min) and VIL (max) levels (see Table 33).
Parameter
Symbol1
Min
Max
Unit
SCL clock frequency
fI2C
0400
kHz
Low period of the SCL clock
tI2CL
1.3
μs
High period of the SCL clock
tI2CH
0.6
μs
Setup time for a repeated START condition
tI2SVKH
0.6
μs
Hold time (repeated) START condition (after this period, the first clock
pulse is generated)
tI2SXKL
0.6
μs
Data setup time
tI2DVKH
100
ns
Data hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
02
0.93
μs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com