MPC8271VR datasheet(25/61 Pages) FREESCALE

25 / 61 page

MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3

Freescale Semiconductor

AC Electrical Characteristics

This figure shows signal behavior in MEMC mode.

Figure 10. MEMC Mode Diagram

NOTE

Generally, all SoC bus and system output signals are driven from the rising

edge of the input clock (CLKin). Memory controller signals, however,

trigger on four points within a CLKin cycle. Each cycle is divided by four

internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and

T3 at the falling edge, of CLKin. However, the spacing of T2 and T4

depends on the PLL clock ratio selected, as shown in Table 14.

This table is a representation of the information in Table 14.

Figure 11. Internal Tick Spacing for Memory Controller Signals

Table 14. Tick Spacing for Memory Controller Signals

PLL Clock Ratio

Tick Spacing (T1 Occurs at the Rising Edge of CLKin)

1:2, 1:3, 1:4, 1:5, 1:6

1/4 CLKin

1/2 CLKin

3/4 CLKin

1:2.5

3/10 CLKin

1/2 CLKin

8/10 CLKin

1:3.5

4/14 CLKin

1/2 CLKin

11/14 CLKin

CLKin

V_CLK

Memory controller signals

sp34/sp30

CLKin

for 1:2.5

for 1:3.5

CLKin

for 1:2, 1:3, 1:4, 1:5, 1:6

MPC8271VR 数据表(PDF) 25 Page - Freescale Semiconductor, Inc

MPC8271VR 数据表(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载

链接网址

MPC8271VR 数据表(PDF) 25 Page - Freescale Semiconductor, Inc

MPC8271VR 数据表(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表 下载

链接网址

数据表下载