| 数据搜索系统,热门电子元器件搜索 |
|
MPC8271VR 数据表(PDF) 6 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8271VR 数据表(HTML) 6 Page - Freescale Semiconductor, Inc |
|
6 / 61 page ![]() MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3 6 Freescale Semiconductor Overview – One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155 Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 64-K external connections — Three serial communications controllers (SCCs) identical to those on the MPC860 supporting the digital portions of the following protocols: – Ethernet/IEEE 802.3 CDMA/CS – HDLC/SDLC and HDLC bus – Universal asynchronous receiver transmitter (UART) – Synchronous UART – Binary synchronous (BiSync) communications – Transparent – QUICC multichannel controller (QMC) up to 64 channels • Independent transmit and receive routing, frame synchronization. • Serial-multiplexed (full-duplex) input/output 2048, 1544, and 1536 Kbps PCM highways • Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate, and user defined. • Subchanneling on each time slot. • Independent transmit and receive routing, frame synchronization and clocking • Concatenation of any not necessarily consecutive time slots to channels independently for receiver/transmitter • Supports H1,H11, and H12 channels • Allows dynamic allocation of channels – SCC3 in NMSI mode is not usable when USB is enabled. — Two serial management controllers (SMCs), identical to those of the MPC860 – Provides management for BRI devices as general-circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels – Transparent – UART (low-speed operation) — One serial peripheral interface identical to the MPC860 SPI — One I2C controller (identical to the MPC860 I2C controller) – Microwire compatible – Multiple-master, single-master, and slave modes — Up to two TDM interfaces – Supports one group s of two TDM channels – 1024 bytes of SI RAM — Eight independent baud rate generators and 14 input clock pins for supplying clocks to FCC, SCC, SMC, and USB serial channels — Four independent 16-bit timers that can be interconnected as two 32-bit timers |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |