数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

BQ76PL536APAPR 数据表(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
部件名 BQ76PL536APAPR
功能描述  3 to 6 Series Cell Lithium-Ion Battery Monitor and Secondary Protection IC for Applications
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

BQ76PL536APAPR 数据表(HTML) 44 Page - Texas Instruments

Back Button BQ76PL536APAPR Datasheet HTML 40Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 41Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 42Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 43Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 44Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 45Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 46Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 47Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 60 page
background image
bq76PL536A
SLUSAD3A – JUNE 2011 – REVISED AUGUST 2012
www.ti.com
FUNCTION_CONFIG REGISTER (0x40)
7
6
5
4
3
2
1
0
ADCT[1]
ADCT[0]
GPAI_REF
GPAI_SRC
CN[1]
CN[0]
0
The FUNCTION_CONFIG sets the default configuration for special features of the device.
[7..6] (ADCT[0,1]):
These bits set the conversion timing of the ADC measurement.
ADCT[1]
ADCT[0]
~Conversion Time (
μs)
0
0
3
0
1
6 (recommended)
1
0
12
1
1
24
[5] (GPAI_REF):
This bit sets the reference for the GPAI ADC measurement.
0 = Internal ADC bandgap reference
1 = VREG50 (ratiometric)
[4] (GPAI_SRC):
This bit controls multiplexing of the GPAI register and determines whether the ADC mux
is connected to the external GPAI inputs, or internally to the BAT1 pin. The register
results are automatically scaled to match the input.
0 = External GPAI inputs are converted to result in GPAI register 0x01–02.
1 = BAT pin to VSS voltage is measured and reported in the GPAI register.
[3..2] (CN[1..0]):
These two bits configure the number of series cells used. If fewer than 6 cells are
configured, the corresponding OV/UV faults are ignored. For example, if the CN[x] bits
are set to 10b (2), then the OV/UV comparators are ignored for cells 5 and 6.
CN[1]
CN[0]
SERIES CELLS
0
0
6 (DEFAULT)
0
1
5
1
0
4
1
1
3
IO_CONFIG REGISTER (0x41)
7
6
5
4
3
2
1
0
CRCNOFLT
CRC_DIS
The IO_CONFIG sets the default configuration for miscellaneous I/O features of the device.
[7] (CRCNOFLT):
This bit enables and disables detected CRC errors asserting the FAULT pin.
0 = CRC errors cause the FAULT[CRC] bit to be set and the FAULT pin to assert. The
FAULT[CRC] bit must be reset as described in the text.
1 = CRC errors cause the FAULT[CRC] bit to be set and the FAULT pin is not
asserted. The FAULT[CRC] bit must be reset as described in the text.
44
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links :bq76PL536A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com