| 数据搜索系统,热门电子元器件搜索 |
|
ADuC7023BCPZ62I-R7 数据表(PDF) 79 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADuC7023BCPZ62I-R7 数据表(HTML) 79 Page - Analog Devices |
|
79 / 96 page ![]() Data Sheet ADuC7023 | Page 79 of 96 IRQVEC Register The IRQ interrupt vector register, IRQVEC, points to a memory address containing a pointer to the interrupt service routine of the currently active IRQ. This register should only be read when an IRQ occurs and IRQ interrupt nesting has been enabled by setting Bit 0 of the IRQCONN register. IRQVEC Register Name: IRQVEC Address: 0xFFFF001C Default value: 0x00000000 Access: Read only Table 91. IRQVEC MMR Bit Designations Bit Type Initial Value Description 31 to 23 Read only 0 Always read as 0. 22 to 7 R/W 0 IRQBASE register value. 6 to 2 Read only 0 Highest priority source. This is a value between 0 and 21 representing the possible interrupt sources. For example, if the highest currently active IRQ is Timer 2, then these bits are [00100]. 1 to 0 Reserved 0 Reserved bits. Priority Registers The IRQ interrupt vector register, IRQVEC, points to a memory address containing a pointer to the interrupt service routine of the currently active IRQ. This register should only be read when an IRQ occurs and IRQ interrupt nesting has been enabled by setting Bit 0 of the IRQCONN register. Rev. E |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |