数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7674AST 数据表(PDF) 7 Page - Analog Devices

部件名 AD7674AST
功能描述  18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7674AST 数据表(HTML) 7 Page - Analog Devices

Back Button AD7674AST Datasheet HTML 3Page - Analog Devices AD7674AST Datasheet HTML 4Page - Analog Devices AD7674AST Datasheet HTML 5Page - Analog Devices AD7674AST Datasheet HTML 6Page - Analog Devices AD7674AST Datasheet HTML 7Page - Analog Devices AD7674AST Datasheet HTML 8Page - Analog Devices AD7674AST Datasheet HTML 9Page - Analog Devices AD7674AST Datasheet HTML 10Page - Analog Devices AD7674AST Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
AD7674
Rev. A | Page 7 of 28
ABSOLUTE MAXIMUM RATINGS
Table 5. AD7674 Absolute Maximum Ratings1
Parameter
Rating
Analog Inputs
IN+2, IN–2, REF, REFBUFIN,
REFGND to AGND
AGND – 0.3 V to
AVDD + 0.3 V
Ground Voltage Differences
AGND, DGND, OGND
±0.3 V
Supply Voltages
AVDD, DVDD, OVDD
–0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD
±7 V
DVDD to OVDD
–0.3 V to +7 V
Digital Inputs
–0.3 V to DVDD + 0.3 V
Internal Power Dissipation3
700 mW
Internal Power Dissipation4
2.5 W
Junction Temperature
150°C
Storage Temperature Range
–65°C to +150°C
Lead Temperature Range
(Soldering 10 sec)
300°C
1Stresses above those listed under Absolute Maximum Ratings may cause
permanent damage to the device. This is a stress rating only; functional
operation of the device at these or any other conditions above those
indicated in the operational section of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may
affect device reliability.
2See Analog Input section.
3Specification is for device in free air: 48-Lead LQFP: θJA = 91°C/W,
θJC = 30°C/W.
4 Specification is for device in free air: 48-Lead LFCSP: θJA = 26°C/W.
TO OUTPUT
PIN
CL
60pF1
500
μA
IOH
1.6mA
IOL
1.4V
IN SERIAL INTERFACE MODES,THE SYNC, SCLK, AND
SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD
CL OF 10pF; OTHERWISE,THE LOAD IS 60pF MAXIMUM.
NOTE
1
03083–0–002
Figure 2. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK
Outputs, CL = 10 pF
0.8V
2V
2V
0.8V
t
DELAY
2V
0.8V
t
DELAY
03083–0–003
Figure 3. Voltage Reference Levels for Timing
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com