数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADE7933 数据表(PDF) 109 Page - Analog Devices

部件名 ADE7933
功能描述  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7933 数据表(HTML) 109 Page - Analog Devices

Back Button ADE7933 Datasheet HTML 105Page - Analog Devices ADE7933 Datasheet HTML 106Page - Analog Devices ADE7933 Datasheet HTML 107Page - Analog Devices ADE7933 Datasheet HTML 108Page - Analog Devices ADE7933 Datasheet HTML 109Page - Analog Devices ADE7933 Datasheet HTML 110Page - Analog Devices ADE7933 Datasheet HTML 111Page - Analog Devices ADE7933 Datasheet HTML 112Page - Analog Devices ADE7933 Datasheet HTML 113Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 120 page
background image
Data Sheet
ADE7978/ADE7933/ADE7932
Rev. 0 | Page 109 of 120
Table 46. MASK1 Register (Address 0xE50B)
Bits
Bit Name
Default Value
Description
0
NLOAD
0
When this bit is set to 1, it enables an interrupt when at least one phase enters the no load
condition based on the total active and reactive powers.
1
FNLOAD
0
When this bit is set to 1, it enables an interrupt when at least one phase enters the no load
condition based on the fundamental active and reactive powers.
2
VANLOAD
0
When this bit is set to 1, it enables an interrupt when at least one phase enters the no load
condition based on the apparent power.
3
ZXTOVA
0
When this bit is set to 1, it enables an interrupt when a zero crossing on the Phase A
voltage is missing.
4
ZXTOVB
0
When this bit is set to 1, it enables an interrupt when a zero crossing on the Phase B
voltage is missing.
5
ZXTOVC
0
When this bit is set to 1, it enables an interrupt when a zero crossing on the Phase C
voltage is missing.
6
ZXTOIA
0
When this bit is set to 1, it enables an interrupt when a zero crossing on the Phase A
current is missing.
7
ZXTOIB
0
When this bit is set to 1, it enables an interrupt when a zero crossing on the Phase B
current is missing.
8
ZXTOIC
0
When this bit is set to 1, it enables an interrupt when a zero crossing on the Phase C
current is missing.
9
ZXVA
0
When this bit is set to 1, it enables an interrupt when a zero crossing is detected on the
Phase A voltage.
10
ZXVB
0
When this bit is set to 1, it enables an interrupt when a zero crossing is detected on the
Phase B voltage.
11
ZXVC
0
When this bit is set to 1, it enables an interrupt when a zero crossing is detected on the
Phase C voltage.
12
ZXIA
0
When this bit is set to 1, it enables an interrupt when a zero crossing is detected on the
Phase A current.
13
ZXIB
0
When this bit is set to 1, it enables an interrupt when a zero crossing is detected on the
Phase B current.
14
ZXIC
0
When this bit is set to 1, it enables an interrupt when a zero crossing is detected on the
Phase C current.
15
RSTDONE
0
Because the RSTDONE interrupt cannot be disabled, this bit has no function. It can be set
to 1 or cleared to 0 with no effect on the device.
16
Sag
0
When this bit is set to 1, it enables an interrupt when a sag event occurs on the phase
indicated by Bits[14:12] (VSPHASE[x]) in the PHSTATUS register (see Table 47).
17
OI
0
When this bit is set to 1, it enables an interrupt when an overcurrent event occurs on the
phase indicated by Bits[5:3] (OIPHASE[x]) in the PHSTATUS register (see Table 47).
18
OV
0
When this bit is set to 1, it enables an interrupt when an overvoltage event occurs on the
phase indicated by Bits[11:9] (OVPHASE[x]) in the PHSTATUS register (see Table 47).
19
SEQERR
0
When this bit is set to 1, it enables an interrupt when a negative to positive zero crossing
on the Phase A voltage is followed by a negative to positive zero crossing on the Phase C
voltage instead of on the Phase B voltage.
20
MISMTCH
0
When this bit is set to 1, it enables an interrupt when ||ISUM| − |INWV|| > |ISUMLVL|, where
ISUMLVL is the value of the ISUMLVL register (Address 0x4398). For more information, see
the Neutral Current Mismatch section.
[22:21]
Reserved
00
Reserved. These bits do not manage any functionality.
23
PKI
0
When this bit is set to 1, it enables an interrupt when the period used to detect the peak
value in the current channel has ended.
24
PKV
0
When this bit is set to 1, it enables an interrupt when the period used to detect the peak
value in the voltage channel has ended.
25
CRC
0
When this bit is set to 1, it enables an interrupt when the latest checksum value is different
from the checksum value computed when the run register was set to 1.
[31:26]
Reserved
00 0000
Reserved. These bits do not manage any functionality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com