数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM53CF94 数据表(PDF) 35 Page - Advanced Micro Devices

部件名 AM53CF94
功能描述  Enhanced SCSI-2 Controller (ESC)
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM53CF94 数据表(HTML) 35 Page - Advanced Micro Devices

Back Button AM53CF94 Datasheet HTML 31Page - Advanced Micro Devices AM53CF94 Datasheet HTML 32Page - Advanced Micro Devices AM53CF94 Datasheet HTML 33Page - Advanced Micro Devices AM53CF94 Datasheet HTML 34Page - Advanced Micro Devices AM53CF94 Datasheet HTML 35Page - Advanced Micro Devices AM53CF94 Datasheet HTML 36Page - Advanced Micro Devices AM53CF94 Datasheet HTML 37Page - Advanced Micro Devices AM53CF94 Datasheet HTML 38Page - Advanced Micro Devices AM53CF94 Datasheet HTML 39Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 76 page
background image
P R E L I M I N A R Y
AMD
35
Am53CF94/Am53CF96
4
Control Register Four
CNTLREG4
Address: 00H
765
3
210
GE1
GE0
PWD
RES
RES (R)
RAE(W)
RADE
RES
NU
000
0
X
X
GLITCH EATER
Power-Down
Reserved
RES (R)/Active Negation Ctl (W)
Active Negation Ctl.
Transfer Count Test Enable
Control Register Four (0DH)
17348B-33
X0
This register is used to control several AMD proprietary
features implemented in the Am53CF94/96. At power
up, this register will show a ‘0’ value on all bits except
bit 4.
CNTLREG4 – Bit 7:6 – GE1:0 – GLITCH EATER
The GLITCH EATER circuitry has been implemented on
all SCSI input lines and are controlled by bits 7and 6.
The valid signal window may be adjusted by setting the
bits in the combinations listed below.
CNTLREG4
CNTLREG4
Bit 7
Bit 6
Single-
GE1
GE0
ended
Differential
0
0
12 ns
0 ns
1
0
25 ns
25 ns
0
1
35 ns
35 ns
1
1
0 ns
12 ns
CNTLREG4 – Bit 5 – PWD – Power-Down Feature
Setting this bit to ‘1’ will enable AMD’s exclusive power-
down feature. This will turn off the input buffers on all the
SCSI bus signal lines to reduce power consumption dur-
ing the chip’s sleep mode.
CNTLREG4 – Bit 4 – RES
This bit is reserved for internal use.
CNTLREG4 – Bit 3 (Read Only) – RES
This bit is reserved for internal use.
CNTLREG4 – Bit 3 (Write Only) – RAE – Active
Negation Control
CNTLREG4 – Bit 2 – RADE – Active Negation
Control
Bits 2 and 3 control the Active Negation Drivers which
may be enabled on
REQ, ACK, or DATA lines. The fol-
lowing table shows the programming options for this
feature:
CNTLREG4
CNTLREG4
Bit 3
Bit 2
Function Selected
RAE
RADE
0
0
Active Negation
Disabled
1
0
Active Negation on
REQ and ACK only
––
1
Active Negation on
REQ, ACK and DATA
–– = don’t care
CNTLREG4 – Bit 1 – RES
This bit is reserved for internal use.
CNTLREG4 – Bit 0 – NU – Not Used
The NCR53CF94/96 uses this bit to control back-to-
back transfers. This bit may be read or written but is not
used by the Am53CF94/96. Back-to-Back transfers are
always enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com