数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C940VCW 数据表(PDF) 94 Page - Advanced Micro Devices

部件名 AM79C940VCW
功能描述  Media Access Controller for Ethernet (MACE)
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C940VCW 数据表(HTML) 94 Page - Advanced Micro Devices

Back Button AM79C940VCW Datasheet HTML 90Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 91Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 92Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 93Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 94Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 95Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 96Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 97Page - Advanced Micro Devices AM79C940VCW Datasheet HTML 98Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 122 page
background image
AMD
94
Am79C940
AC CHARACTERISTICS (continued)
Parameter
No.
Symbol
Parameter Description
Test Conditions
Min (ns)
Max (ns)
GPSI Clock Timing
17
tSTDC
STDCLK period
99
101
18
tSTDCL
STDCLK low pulse width
See Note 1
45
19
tSTDCH
STDCLK high pulse width
45
20
tSTDCR
STDCLK rise time
See Note 1
5
21
tSTDCF
STDCLK fall time
See Note 1
5
22
tSRDC
SRDCLK period
85
115
23
tSRDCH
SRDCLK HIGH pulse width
38
24
tSRDCL
SRDCLK LOW pulse width
38
25
tSRDCR
SRDCLK rise time
See Note 1
5
26
tSRDCF
SRDCLK fall time
See Note 1
5
GPSI Timing
70
tTXEND
STDCLK
↑ delay to TXEN↑
(CL=50 pF)
70
71
tTXENH
TXEN hold time from STDCLK
↑
(CL=50 pF)
5
72
tTXDD
STDCLK
↑ delay to TXDAT+
(CL=50 pF)
70
change
73
tTXDH
TXDAT+ hold time from
(CL=50 pF)
5
STDCLK
↑
74
tRXDR
RXDAT rise time
See Note 1
8
75
tRXDF
RXDAT fall time
See Note 1
8
76
tRXDH
RXDAT hold time (SRDCLK
↑ to
25
RXDAT change)
77
tRXDS
RXDAT setup time
0
(RXDAT stable to SRDCLK
↑)
78
tCRSL
RXCRS low time
tSTDC+20
79
tCLSHI
CLSN high time
tSTDC+30
80
tTXH
TXEN or TXDAT
± hold time from
32*tSTDC
96*tSTDC
CLSN
↑
81
tCRSH
RXCRS hold time from
0
SRDCLK
↑
EADI Feature Timing
85
tDSFBDR
SRDCLK
↓ delay to SF/BD↑
20
86
tDSFBDF
SRDCLK
↓ delay to SF/BD↓
20
87
tEAMRIS
EAM/R invalid setup prior to
–150
SRDCLK
↓ after SFD
88
tEAMS
EAM setup to SRDCLK
↓ at bit 6
0
of Source Address byte 1
(match packet)
89
tEAMRL
EAM/R low time
200
90
tSFBDHIH
SF/BD high hold from last
100
SRDCLK
↓
91
tEARS
EAR setup to SRDCLK
↓ at bit 6
0
of message byte 64
(reject normal packet)
Note:
1. Not tested but data available upon request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com