数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C981 数据表(PDF) 27 Page - Advanced Micro Devices

部件名 AM79C981
功能描述  Integrated Multiport Repeater Plus??(IMR??
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C981 数据表(HTML) 27 Page - Advanced Micro Devices

Back Button AM79C981 Datasheet HTML 23Page - Advanced Micro Devices AM79C981 Datasheet HTML 24Page - Advanced Micro Devices AM79C981 Datasheet HTML 25Page - Advanced Micro Devices AM79C981 Datasheet HTML 26Page - Advanced Micro Devices AM79C981 Datasheet HTML 27Page - Advanced Micro Devices AM79C981 Datasheet HTML 28Page - Advanced Micro Devices AM79C981 Datasheet HTML 29Page - Advanced Micro Devices AM79C981 Datasheet HTML 30Page - Advanced Micro Devices AM79C981 Datasheet HTML 31Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 40 page
background image
AMD
PRELIMINARY
1–97
Am79C981
SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified
Parameter
Symbol
Parameter Description
Test Conditions
Min
Max
Unit
Clock and Reset
tX1
X1 Clock Period
49.995
50.005
ns
tX1H
X1 Clock HIGH
20
30
ns
tX1L
X1 Clock LOW
20
30
ns
tX1R
X1 Clock Rise Time
10
ns
tX1F
X1 Clock Fall Time
10
ns
tPRST
Reset pulse width after power on
150
µs
(
RST pin LOW)
tRST
Reset pulse width
4
µs
(
RST pin LOW)
tRSTSET
RST HIGH setup time with
20
ns
respect to X1 Clock
tRSTHLD
RST LOW hold time with
0
ns
respect to X1 Clock
Management Port
tSCLK
SCLK Clock Period
100
ns
tSCLKH
SCLK Clock HIGH
30
ns
tSCLKL
SCLK Clock LOW
30
ns
tSCLKR
SCLK Clock Rise Time
10
ns
tSCLKF
SCLK Clock Fall Time
10
ns
tSISET
SI input setup time with respect to SCLK
10
ns
rising edge
tSIHLD
SI input hold time with
10
ns
respect to SCLK rising edge
tSODLY
SO output delay with
CL = 100 pF
40
ns
respect to SCLK rising edge
tX1HCRS
X1 rising edge to CRS valid
CL = 100 pF
5
40
ns
tX1HSTH
X1 rising edge to STR HIGH
CL = 100 pF
40
ns
tX1HSTL
X1 rising edge to STR LOW
CL = 100 pF
40
ns
tTESTSET
TEST input setup time with respect to
10
ns
SCLK rising edge
tTESTHLD
TEST input hold time with respect to
10
ns
SCLK rising edge
tSTRSET
STR setup time
5
ns
tSTRHLD
STR hold time
12
ns
Expansion Port
tX1HRL
X1 rising edge to
REQ driven LOW
CL = 100 pF
14
40
ns
tX1HRH
X1 rising edge to
REQ driven HIGH
CL = 100 pF
14
40
ns
tX1HDR
X1 rising edge to DAT/JAM driven
CL = 100 pF
14
40
ns
tX1HDZ
X1 rising edge to DAT/JAM not driven
CL = 100 pF
14
40
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com