数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C981 数据表(PDF) 14 Page - Advanced Micro Devices

部件名 AM79C981
功能描述  Integrated Multiport Repeater Plus??(IMR??
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C981 数据表(HTML) 14 Page - Advanced Micro Devices

Back Button AM79C981 Datasheet HTML 10Page - Advanced Micro Devices AM79C981 Datasheet HTML 11Page - Advanced Micro Devices AM79C981 Datasheet HTML 12Page - Advanced Micro Devices AM79C981 Datasheet HTML 13Page - Advanced Micro Devices AM79C981 Datasheet HTML 14Page - Advanced Micro Devices AM79C981 Datasheet HTML 15Page - Advanced Micro Devices AM79C981 Datasheet HTML 16Page - Advanced Micro Devices AM79C981 Datasheet HTML 17Page - Advanced Micro Devices AM79C981 Datasheet HTML 18Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 40 page
background image
AMD
PRELIMINARY
1–84
Am79C981
Management Port
The IMR+ device management functions are enabled
when the TEST pin is tied LOW. The management com-
mands are byte oriented data and are input serially on
the SI pin. Any responses generated during execution of
a management command are output serially in a byte-
oriented format by the IMR+ device on the SO pin. Both
the input and output data streams are clocked with the
rising edge of the SCLK pin. The serial command data
stream and any associated results data stream are
structured in a manner similar to the RS232 serial data
format, i.e., one Start Bit followed by eight Data Bits.
The externally generated clock at the SCLK pin can be
either a free running clock synchronized to the input bit
patterns or a series of individual transitions meeting the
setup and hold times with respect to the input bit pattern.
If the latter method is used, it is to be noted that 20 SCLK
clock transitions are required for proper execution of
management commands that produce SO data, and
that 14 SCLK clock transitions are needed to execute
management commands that do not produce SO data.
Management Commands
The following section details the operation of each man-
agement command available in the IMR+ chip. In all
cases, the individual bits in each command byte are
shown with the MSB on the left and the LSB on the right.
Data bytes are received and transmitted LSB first and
MSB last. See Table 2 for a summary of the manage-
ment commands.
SCLK
SI
SO
STRT D0
D1 D2 D3 D4 D5 D6
D7
Command Execution Phase
Results Phase
STRT D0
D1 D2 D3 D4 D5 D6
D7
Next Command
17306B-17
Management Command/Response Timing
SCLK
SI
SO
Command Execution Phase
Next Command Execution Phase
STRT D0
D1 D2 D3 D4 D5 D6
D7
STRT D0
D1 D2 D3 D4 D5 D6
D7
17306B-18
Management Command Timing with No Response



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com