| 数据搜索系统,热门电子元器件搜索 |
|
AM85C30 数据表(PDF) 13 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM85C30 数据表(HTML) 13 Page - Advanced Micro Devices |
|
13 / 194 page ![]() General Information AMD 1–5 1.3 BLOCK DIAGRAM Figure 1–1 depicts the block diagram of the Am8530H and Figure 1–2 the block diagram of the Am85C30. Data being received enters the receive data pins and follows one of several data paths, depending on the state of the control logic. The contents of the regis- ters and the state of the external control pins establish the internal control logic. Transmit- ted data follows a similar pattern of control, register, and external pin definition. Baud Rate Gen A Channel A Ch A Reg Int Cont Logic Discrete Control and Status A Discrete Control and Status B Channel B CP Bus I/O Ch B Reg Int Cont Logic Baud Rate Gen B Serial Data Wait/Request SYNC Channel Clocks Modem, DMA, or Other Controls Modem, DMA, or Other Controls Serial Data Wait/ Request SYNC Channel Clocks 5 8 Internal Bus Int Cont Lines Cont Data 07513C-001A Figure 1–1. Am8530H Block Diagram CPU Bus I/O Internal Control Logic Interrupt Control Logic Channel A Registers Channel B Registers Baud Rate Generator 10 x 19-Bit Frame Status FIFO Transmitter/ Receiver Control Logic TxDA RxDA RTxCA TRxCA SYNCA RTSA CTSA DCDA Channel B TxDB RxDB RTxCB SYNCB RTSB CTSB DCDB TRxCB Channel A Data Control 5 8 Interrupt Control Lines Internal Bus +5 V GND PCLK 10216A-001A Figure 1–2. Am85C30 Block Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |