数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

W25Q80BWSVIP 数据表(PDF) 27 Page - Winbond

部件名 W25Q80BWSVIP
功能描述  1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WINBOND [Winbond]
网页  http://www.winbond.com
标志 WINBOND - Winbond

W25Q80BWSVIP 数据表(HTML) 27 Page - Winbond

Back Button W25Q80BWSVIP Datasheet HTML 23Page - Winbond W25Q80BWSVIP Datasheet HTML 24Page - Winbond W25Q80BWSVIP Datasheet HTML 25Page - Winbond W25Q80BWSVIP Datasheet HTML 26Page - Winbond W25Q80BWSVIP Datasheet HTML 27Page - Winbond W25Q80BWSVIP Datasheet HTML 28Page - Winbond W25Q80BWSVIP Datasheet HTML 29Page - Winbond W25Q80BWSVIP Datasheet HTML 30Page - Winbond W25Q80BWSVIP Datasheet HTML 31Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 74 page
background image
W25Q80BW
Publication Release Date: July 30, 2013
- 27 -
Revision J
7.2.12
Fast Read Dual Output (3Bh)
The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except
that data is output on two pins; IO0 and IO1. This allows data to be transferred from the W25Q80BW at
twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly
downloading code from Flash to RAM upon power-up or for applications that cache code-segments to
RAM for execution.
Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest
possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight
“dummy” clocks after the 24-bit address as shown in figure 11. The dummy clocks allow the device's
internal circuits additional time for setting up the initial address. The input data during the dummy clocks
is “don’t care”. However, the IO
0 pin should be high-impedance prior to the falling edge of the first data
out clock.
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (3Bh)
High Impedance
8
9
10
28
29
30
32
33
34
35
36
37
38
39
6
4
2
0
24-Bit Address
23
22
21
3
2
1
0
*
*
31
31
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Dummy Clocks
0
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
7
5
3
1
High Impedance
6
4
2
0
7
5
3
1
6
4
2
0
7
5
3
1
6
4
2
0
7
5
3
1
IO
0 switches from
Input to Output
6
7
Data Out 1
* Data Out 2
* Data Out 3
* Data Out 4
= MSB
*
Figure 11. Fast Read Dual Output Instruction Sequence Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com