| 数据搜索系统,热门电子元器件搜索 |
|
ST8024LACDR 数据表(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST8024LACDR 数据表(HTML) 18 Page - STMicroelectronics |
|
18 / 35 page ![]() Functional description ST8024L 18/35 Doc ID 17709 Rev 5 6 Functional description Throughout this document it is assumed that the reader is familiar with ISO7816 terminology. 6.1 Power supply The supply pins for the ST8024L are VDD and GND. VDD should be in the range of 2.7 to 6.5 V. All signals interfacing with the system controller are referred to VDD, therefore VDD should also supply the system controller. All card reader contacts remain inactive during power-on or power-off. The internal circuits are kept in the reset state until VDD reaches Vth2 +VHYS2 and for the duration of the internal power-on reset pulse, tW (see Figure 4). When VDD falls below Vth2, an automatic deactivation of the contacts is performed. A step-up converter is incorporated to generate the 1.8 V (for those devices with the 1.8V pin), 3 V, or 5 V card supply voltage (VCC). The step-up converter should be supplied separately by VDDP and PGND. Due to the possibility of large transient currents, the two 100 nF capacitors of the step-up converter should be located as near as possible to the ST8024L and have an ESR less than 350 m Ω. During power-up, the VDD supply voltage must be applied prior to the VDDP supply voltage or at the same time After powering the device, OFF remains low until CMDVCC is set high. During power-off, OFF falls low when VDD is below the falling threshold voltage. 6.2 Voltage supervisor 6.2.1 Without external divider on pin PORADJ The voltage supervisor surveys the VDD supply. A defined reset pulse of approximately 8 ms (tW) is used internally to keep the ST8024L inactive during power-on or power-off of the VDD supply (see Figure 4). As long as VDD is less than Vth2 + VHYS2, the ST8024L remains inactive regardless of the levels on the command lines. This state also lasts for the duration of tW after VDD has reached a level higher than Vth2 + VHYS2. When VDD falls below Vth2, a deactivation sequence of the contacts is performed. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |