数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM186ES-25KC/W 数据表(PDF) 81 Page - Advanced Micro Devices

部件名 AM186ES-25KC/W
功能描述  High Performance, 80C186-/80C188-Compatible and 80L186-/80L188-Compatible, 16-Bit Embedded Microcontrollers
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM186ES-25KC/W 数据表(HTML) 81 Page - Advanced Micro Devices

Back Button AM186ES-25KC/W Datasheet HTML 77Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 78Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 79Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 80Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 81Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 82Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 83Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 84Page - Advanced Micro Devices AM186ES-25KC/W Datasheet HTML 85Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 102 page
background image
Am186/188ES and Am186/188ESLV Microcontrollers
81
P R E L IMINAR Y
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges
PSRAM Refresh Cycle (33 MHz and 40 MHz)
Notes:
All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions
are with CL=50 pF. For switching tests, VIL=0.45 V and VIH=2.4 V, except at X1 where VIH=VCC– 0.5 V.
a
Testing is performed with equal loading on referenced pins.
Parameter
Preliminary
Unit
33 MHz
40 MHz
No.
Symbol
Description
Min
Max
Min
Max
General Timing Responses
9tCHLH
ALE Active Delay
15
12
ns
10
tLHLL
ALE Width
tCLCL–10=20
tCLCL–5=20
ns
11
tCHLL
ALE Inactive Delay
15
12
ns
Read/Write Cycle Timing Responses
25
tCLRL
RD Active Delay
0
15
0
10
ns
26
tRLRH
RD Pulse Width
2tCLCL–15=45
2tCLCL–10=40
ns
27
tCLRH
RD Inactive Delay
0
15
0
12
ns
28
tRHLH
RD Inactive to ALE High(a)
tCLCH–3
tCLCH–2
ns
80
tCLCLX
LCS Inactive Delay
0
15
0
12
ns
81
tCLCSL
LCS Active Delay
0
15
0
12
ns
Refresh Timing Cycle Parameters
79
tCLRFD
CLKOUTA Low to RFSH Valid
015012
ns
82
tCLRF
CLKOUTA High to RFSH Invalid
0
15012
ns
85
tRFCY
RFSH Cycle Time
6
• t
CLCL
6
• t
CLCL
ns
86
tLCRF
LCS Inactive to RFSH Active
Delay
2tCLCL –3
2tCLCL –1.25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com