LP61L256C datasheet(6/11 Pages) AMICC

部件名	LP61L256C

功能描述	32K X 8 BIT HIGH SPEED CMOS SRAM

PDF	11 Pages

Scroll/Zoom	100%

制造商	AMICC [AMIC Technology]

网页	http://www.amictechnology.com

标志

6 / 11 page

LP61L256C Series

PRELIMINARY

(November, 2001, Version 0.0)

AMIC Technology, Inc.

AC Characteristics (continued)

Symbol

Parameter

LP61L256C-12

LP61L256C-15

Unit

Min.

Max.

Min.

Max

Write Cycle

tWC

Write Cycle Time

tCW

Chip Enable to End of Write

tAS

Address Setup Time of Write

tAW

Address Valid to End of Write

tWP

Write Pulse Width

tWR

Write Recovery Time

tWHZ

Write to Output in High Z

tDW

Data to Write Time Overlap

tDH

Data Hold from Write Time

tOW

Output Active from End of Write

Notes: tCHZ, tOHZ and tWHZ are defined as the time at which the outputs achieve the open circuit condition and are not

referred to output voltage levles.

Timing Waveforms

Read Cycle 1

(1)

tRC

Address

DOUT

tAA

tOE

tOLZ5

tACE

tCLZ5

tCHZ5

tOH

tOHZ5

LP61L256C 数据表(PDF) 6 Page - AMIC Technology

LP61L256C 数据表(HTML) 6 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11

数据表下载