数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F415RG 数据表(PDF) 81 Page - STMicroelectronics

部件名 STM32F415RG
功能描述  ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F415RG 数据表(HTML) 81 Page - STMicroelectronics

Back Button STM32F415RG Datasheet HTML 77Page - STMicroelectronics STM32F415RG Datasheet HTML 78Page - STMicroelectronics STM32F415RG Datasheet HTML 79Page - STMicroelectronics STM32F415RG Datasheet HTML 80Page - STMicroelectronics STM32F415RG Datasheet HTML 81Page - STMicroelectronics STM32F415RG Datasheet HTML 82Page - STMicroelectronics STM32F415RG Datasheet HTML 83Page - STMicroelectronics STM32F415RG Datasheet HTML 84Page - STMicroelectronics STM32F415RG Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 186 page
background image
DocID022063 Rev 4
81/186
STM32F415xx, STM32F417xx
Electrical characteristics
Figure 23. External capacitor CEXT
1. Legend: ESR is the equivalent series resistance.
5.3.3
Operating conditions at power-up / power-down (regulator ON)
Subject to general operating conditions for TA.
5.3.4
Operating conditions at power-up / power-down (regulator OFF)
Subject to general operating conditions for TA.
5.3.5
Embedded reset and power control block characteristics
The parameters given in Table 19 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 14.
Table 16. VCAP_1/VCAP_2 operating conditions(1)
1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be
replaced by two 100 nF decoupling capacitors.
Symbol
Parameter
Conditions
CEXT
Capacitance of external capacitor
2.2 µF
ESR
ESR of external capacitor
< 2
Ω
MS19044V2
ESR
R Leak
C
Table 17. Operating conditions at power-up / power-down (regulator ON)
Symbol
Parameter
Min
Max
Unit
tVDD
VDD rise time rate
20
µs/V
VDD fall time rate
20
Table 18. Operating conditions at power-up / power-down (regulator OFF)(1)
1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below
minimum value of V12.
Symbol
Parameter
Conditions
Min
Max
Unit
tVDD
VDD rise time rate
Power-up
20
µs/V
VDD fall time rate
Power-down
20
tVCAP
VCAP_1 and VCAP_2 rise time
rate
Power-up
20
VCAP_1 and VCAP_2 fall time
rate
Power-down
20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com