STM32F415RG datasheet(156/186 Pages) STMICROELECTRONICS

156 / 186 page

Electrical characteristics

STM32F415xx, STM32F417xx

156/186

DocID022063 Rev 4

5.3.26

Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in Table 87 for DCMI are derived from

tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage

summarized in Table 13, with the following configuration:

•

PCK polarity: falling

•

VSYNC and HSYNC polarity: high

•

Data format: 14 bits

Figure 73. DCMI timing diagram

Table 86. Switching characteristics for NAND Flash write cycles(1)

1. CL = 30 pF.

Symbol

Parameter

Min

Max

Unit

tw(NWE)

FSMC_NWE low width

4THCLK–1

4THCLK+ 3

tv(NWE-D)

FSMC_NWE low to FSMC_D[15-0] valid

th(NWE-D)

FSMC_NWE high to FSMC_D[15-0] invalid

3THCLK –2

td(D-NWE)

FSMC_D[15-0] valid before FSMC_NWE high

5THCLK–3

td(ALE-NWE)

FSMC_ALE valid before FSMC_NWE low

3THCLK

th(NWE-ALE)

FSMC_NWE high to FSMC_ALE invalid

3THCLK–2

Table 87. DCMI characteristics(1)

Symbol

ParameterMin

Max

Unit

Frequency ratio DCMI_PIXCLK/fHCLK

-0.4

DCMI_PIXCLK

Pixel clock input

MHz

Dpixel

Pixel clock input duty cycle

MS32414V1

Pixel clock

tsu(VSYNC)

tsu(HSYNC)

HSYNC

VSYNC

DATA[0:13]

1/DCMI_PIXCLK

th(HSYNC)

tsu(DATA) th(DATA)

STM32F415RG 数据表(PDF) 156 Page - STMicroelectronics

STM32F415RG 数据表(HTML) 156 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载