LPC2132FHN64 datasheet(18/45 Pages) PHILIPS

18 / 45 page

LPC2131_32_34_36_38

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 2 February 2011

18 of 45

NXP Semiconductors

LPC2131/32/34/36/38

Single-chip 16/32-bit microcontrollers

• Built-in baud rate generator.

• Standard modem interface signals included on UART1. (LPC2134/36/38 only)

• The LPC2131/32/34/36/38 transmission FIFO control enables implementation of

software (XON/XOFF) flow control on both UARTs and hardware (CTS/RTS) flow

control on the LPC2134/36/38 UART1 only.

6.10.2 UART features available in LPC213x/01 only

• Fractional baud rate generator enables standard baud rates such as 115200 to be

achieved with any crystal frequency above 2 MHz.

• Auto-bauding.

• Auto-CTS/RTS flow-control fully implemented in hardware (LPC2134/36/38 only).

6.11 I2C-bus serial I/O controller

The LPC2131/32/34/36/38 each contain two I2C-bus controllers.

The I2C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line

(SCL), and a serial data line (SDA). Each device is recognized by a unique address and

can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the

capability to both receive and send information (such as memory)). Transmitters and/or

receivers can operate in either master or slave mode, depending on whether the chip has

to initiate a data transfer or is only addressed. The I2C-bus is a multi-master bus, it can be

controlled by more than one bus master connected to it.

This I2C-bus implementation supports bit rates up to 400 kbit/s (Fast I2C).

6.11.1 Features

• Standard I2C compliant bus interface.

• Easy to configure as Master, Slave, or Master/Slave.

• Programmable clocks allow versatile rate control.

• Bidirectional data transfer between masters and slaves.

• Multi-master bus (no central master).

• Arbitration between simultaneously transmitting masters without corruption of serial

data on the bus.

• Serial clock synchronization allows devices with different bit rates to communicate via

one serial bus.

• Serial clock synchronization can be used as a handshake mechanism to suspend and

resume serial transfer.

• The I2C-bus may be used for test and diagnostic purposes.

6.12 SPI serial I/O controller

The LPC2131/32/34/36/38 each contain one SPI controller. The SPI is a full duplex serial

interface, designed to be able to handle multiple masters and slaves connected to a given

bus. Only a single master and a single slave can communicate on the interface during a

given data transfer. During a data transfer the master always sends a byte of data to the

slave, and the slave always sends a byte of data to the master.

LPC2132FHN64 数据表(PDF) 18 Page - NXP Semiconductors

LPC2132FHN64 数据表(HTML) 18 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载