LPC2132FHN64 datasheet(29/45 Pages) PHILIPS

29 / 45 page

LPC2131_32_34_36_38

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 2 February 2011

29 of 45

NXP Semiconductors

LPC2131/32/34/36/38

Single-chip 16/32-bit microcontrollers

[4]

VDD supply voltages must be present.

[5]

3-state outputs go into 3-state mode when VDD is grounded.

[6]

Please also see the errata note mentioned in the errata sheet.

[7]

Accounts for 100 mV voltage drop in all supply lines.

[8]

Only allowed for a short time period.

[9]

Minimum condition for VI = 4.5 V, maximum condition for VI =5.5 V.

[10] Applies to P1.16 to P1.25.

[11] On pin VBAT.

[12] Optimized for low battery consumption.

[13] To VSS.

Dynamic characteristics

[1]

Parameters are valid over operating temperature range unless otherwise specified.

[2]

Typical ratings are not guaranteed. The values listed are at room temperature (25

°C), nominal supply voltages.

[3]

Bus capacitance Cb in pF, from 10 pF to 400 pF.

Table 7.

Dynamic characteristics

Tamb = −40 °C to +85 °C for commercial applications, VDD over specified ranges.[1]

Symbol

Parameter

Conditions

Min

Typ[2]

Max

Unit

External clock

fosc

oscillator frequency

MHz

Tcy(clk)

clock cycle time

100

tCHCX

clock HIGH time

Tcy(clk) × 0.4

tCLCX

clock LOW time

Tcy(clk) × 0.4

tCLCH

clock rise time

tCHCL

clock fall time

Port pins (except P0.2 and P0.3)

tr(o)

output rise time

tf(o)

output fall time

I2C-bus pins (P0.2 and P0.3)

tf(o)

output fall time

VIH to VIL

20 + 0.1

× C

[3]

LPC2132FHN64 数据表(PDF) 29 Page - NXP Semiconductors

LPC2132FHN64 数据表(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载