www.austriamicrosystems.com/AS8002

Revision 1.1

10 - 24

AS8002

Data Sheet - D e t a i l e d D e s c r i p t i o n

7.1 Operating Modes

go immediately back to Off mode by setting chip_en to 0.

7.2 SPI Interface

The 16-bit SPI interface enables read / write access to the register blocks and is compatible to a standard micro controller interface, using SPI

Mode 3 (SCLK initial state = high, data latched with rising edge of SCLK).

The SPI module is active as soon as pin SCSB is pulled low. The AS8002 is then ready to read the 8-bit SPI address on the SDI input with every

rising edge of SCLK and writes on its SDO output with the falling edge of SCLK. After 16 clock cycles SCSB has to be set back to high status in

order to reset the interface for the next read/write cycle.

The address is split into an upper 7 bit address (addr[0…6]) and a lower 8

Writing data to the AS8002 is established by setting the R/W bit to 0. The 8 bits following this bit on SDI contain the data to be written into the

address specified in the first 8 bits.

Reading data is established by setting the R/W bit to 1. The 8 bits following this bit on SDO contain the data from the address specified in the first

8 bits on SDI.

7.3 SPI Interface Data Transfer Protocol

Figure 4. Write Mode

Table 5. Characteristics

Parameter

Description

Min

Max

Unit

POR threshold voltage

2.6

V

Initialization time

3

ms

Wake up time

300

µs

65

0

1

2

3

46

5

0

1

2

3

4

7

65

0

1

2

3

4

7

65

0

1

2

3

4

addr[6:0]

read_meas_MSB[7:0]

R/W

data[7:0]

read_meas_LSB[7:0]

SCSB

SCLK

SDI

SDO