数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS22210 数据表(PDF) 13 Page - Cirrus Logic

部件名 CS22210
功能描述  WIRELESS PCI/USB CONTROLLER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS22210 数据表(HTML) 13 Page - Cirrus Logic

Back Button CS22210 Datasheet HTML 9Page - Cirrus Logic CS22210 Datasheet HTML 10Page - Cirrus Logic CS22210 Datasheet HTML 11Page - Cirrus Logic CS22210 Datasheet HTML 12Page - Cirrus Logic CS22210 Datasheet HTML 13Page - Cirrus Logic CS22210 Datasheet HTML 14Page - Cirrus Logic CS22210 Datasheet HTML 15Page - Cirrus Logic CS22210 Datasheet HTML 16Page - Cirrus Logic CS22210 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 31 page
background image
CS22210 PCI/USB Wireless Controller
13 of 31
D556PP2
Rev. 3.0
www.cirrus.com
BBAS
Output
Baseband address strobe is used to envelop the address or the data on
the BBSDX bus. Logic 1 envelops the address and a logic 0 envelops the
data. This signal has to be set up to the rising edge of BBSCLK for the
baseband processor and is driven on the falling edge of BBSCLK.
NBBCS
Output
Baseband chip select is an active low output to activate the serial control
port. When inactive the SD, BBSCLK, BBAS and BBRNW signals are
‘don’t cares’.
TXPAPE
Output
Radio power amplifier power enable is a software-controlled output. This
signal is used to gate power to the power amplifier.
TXPE
Output
Radio transmit power enable indicates if transmit mode is enabled. When
low, this signal indicates receive mode.
RXPEBB
Output
Baseband receive power enable is an output that indicates if the MAC is in
receive mode. This output to the baseband processor enables receive
mode in baseband processor.
BBSCLK
Output
Baseband serial clock is a programmable output generated by dividing
ARM_CLK by 14 (default). This clock is used for the serial control port to
sample the control and data signals.
BBSDX
Bi-directional
Baseband serial data is a bi-directional serial data bus, which is used to
transfer address and data to/from the internal registers of the baseband
processor.
SYNTHLE
Output
Synthesizer latch enable is an active high signal used to send data to the
synthesizer.
SYNTH_LE1
Output
Synthesizer latch enable is an active high signal used to send data to the
synthesizer (RF LE).
SYNTH_LE2
Output
Synthesizer latch enable is an active high signal used to send data to the
synthesizer (IF LE).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com