| 数据搜索系统,热门电子元器件搜索 |
|
3D7702Z-O2 数据表(PDF) 3 Page - Data Delay Devices, Inc. |
|
|
|||||||||||||||||||||||||||||
3D7702Z-O2 数据表(HTML) 3 Page - Data Delay Devices, Inc. |
|
3 / 5 page ![]() 3D7702 APPLICATION NOTES OPERATIONAL DESCRIPTION The 3D7702 delay line oscillator architecture is shown in Figure 1. The internal delay line is composed of a number of delay cells connected in series and is compensated for thermal and supply voltage variations. A low-going edge on the EN input starts the oscillator, with the O2 output responding immediately. The O1 output is delayed by ½ cycle. The response of the output when the oscillator is disabled depends on the status of O2 when the EN signal goes high, as shown in Figure 2. If O2 is low, it will remain low, and the final pulse on O1 will be ½ of the period. If O2 is high, it will go low as soon as EN goes high, and the final pulse on both outputs will have a width smaller than ½ the period. Temp & Vdd Compensation Figure 1: 3D7702 Functional Diagram Delay Line EN VDD GND O1 O2 EN O1 O2 Figure 2: 3D7702 Timing Diagrams EN O1 O2 5ns typ 5ns typ 5ns typ Doc #06024 DATA DELAY DEVICES, INC. 3 12/5/2006 3 Mt. Prospect Ave. Clifton, NJ 07013 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |