MB90P641APFV datasheet(2/96 Pages) FUJITSU

2 / 96 page

MB90640A Series

(Continued)

High code efficiency

Access methods (bank access/linear pointer)

Enhanced multiplication and division instructions (signed instructions added)

High precision operations are enhanced by use of a 32-bit accumulator

Extended intelligent I/O service (access area extended to 64 Kbytes)

Maximum memory space: 16 Mbytes

• Enhanced high level language (C)/multitasking support instructions

Use of a system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

Stack check function

• Improved execution speed: Four byte instruction queue

• Powerful interrupt function

• Automatic data transfer function (does not use instructions)

Internal peripherals

• RAM: 2 Kbytes

• General purpose ports Data bus, multiplexed mode: 56 ports max.

Non-multiplexed mode:

48 ports max.

Single-chip mode:

75 ports max.

• UART0, 1 (SCI): 2 channels

For either asynchronous or clocked serial transfer (I/O expansion serial)

• 8/16-bit PPG (programmable pulse generator): 2 channels

• 16-bit reload timer: 5 channels

• Chip select function: 8 channels

• DTP/external interrupts: 8 channels

• Timebase timer/watchdog timer

• PLL clock multiplier function

• CPU intermittent operation function

• Various standby modes

• Packages: LQFP-100 and QFP-100

• CMOS technology

MB90P641APFV 数据表(PDF) 2 Page - fujitsu semiconductor

MB90P641APFV 数据表(HTML) 2 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载