数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HB7121BELECTRONICS 数据表(PDF) 8 Page - Hynix Semiconductor

部件名 HB7121BELECTRONICS
功能描述  CMOS IMAGE SENSOR With 8-bit ADC
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HB7121BELECTRONICS 数据表(HTML) 8 Page - Hynix Semiconductor

Back Button HB7121BELECTRONICS Datasheet HTML 4Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 5Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 6Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 7Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 8Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 9Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 10Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 11Page - Hynix Semiconductor HB7121BELECTRONICS Datasheet HTML 12Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
HB7121B
Electronics Industries Co., Ltd.
CMOS IMAGE SENSOR
System IC Division
With 8-bit ADC
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume
any responsibility for use of circuits described. NO patent licenses are implied.
DA21991011R_1.0
- 8 -
1999 Hyundai System IC Division
PRELIMINARY
PIN DESCRIPTIONS (48 Pin CLCC)
PIN
NAME
I/O
DESCRIPTION
1
SCK
I
I
2C Clock ; I2C clock control from I2C master
2
DGND
I
Digital Ground
3
ENB
I
Sensor Enable Signal ; 'H' enable normal operation
'L' disable sensor
4
DGND
I
Digital Ground
5
MCLK
I
Master Clock (up to 15MHz)
; Global master clock for image sensor internal timing control
6
VDD5
I
I/O bias voltage for 5V tolerant *1)
7
AVDD
I
Analog Supply Voltage 3.3V
8
AGND
I
Analog Ground
9 ~ 16
N.C
No Connection
17
AGND
I
Analog Ground
18
AVDD
I
Analog Supply Voltage 3.3V
19, 20
Reserved
Reserved
21
DGND
I
Digital Ground
22
DATA7
O
Image Data bit 7
23
DATA6
O
Image Data bit 6
24
DATA5
O
Image Data bit 5
25
DATA4
O
Image Data bit 4
26
DGND
I
Digital Ground
27
DATA3
O
Image Data bit 3
28
DATA2
O
Image Data bit 2
29
DATA1
O
Image Data bit 1
30
DATA0
O
Image Data bit 0
31
DVDD
I
Digital Supply Voltage 3.3V
32
DGND
I
Digital Ground
33 ~ 41
N.C
No Connection
42
DVDD
I
Digital Supply Voltage 3.3V
43
RESET
I
Hardware Reset Signal, Active Low
44
VSYNC
O
Vertical synchronization signal / Frame start output
; Signal pulse at start of image data frame with programmable
blanking duration
45
HSYNC
O
Horizontal synchronization signal / Data valid output
/DVALID
; Data valid when 'H' with programmable blanking duration
46
DGND
I
Digital Ground
47
SDA
I/O
I
2C Data ; I2C standard data I/O port
48
DGND
I
Digital Ground
*1) Tie to DVDD for 3.3V operation / Tie to 5V for 5V tolerant operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com