数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5259 数据表(PDF) 5 Page - Analog Devices

部件名 AD5259
功能描述  Nonvolatile, IC-Compatible 256-Position, Digital Potentiometer
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5259 数据表(HTML) 5 Page - Analog Devices

  AD5259_15 Datasheet HTML 1Page - Analog Devices AD5259_15 Datasheet HTML 2Page - Analog Devices AD5259_15 Datasheet HTML 3Page - Analog Devices AD5259_15 Datasheet HTML 4Page - Analog Devices AD5259_15 Datasheet HTML 5Page - Analog Devices AD5259_15 Datasheet HTML 6Page - Analog Devices AD5259_15 Datasheet HTML 7Page - Analog Devices AD5259_15 Datasheet HTML 8Page - Analog Devices AD5259_15 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
Data Sheet
AD5259
Rev. C | Page 5 of 24
TIMING CHARACTERISTICS
VDD = VLOGIC = 5 V ± 10% or 3 V ± 10%; VA = VDD; VB = 0 V; −40°C < TA < +125°C, unless otherwise noted.
Table 2.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
I2C INTERFACE TIMING
CHARACTERISTICS1
SCL Clock Frequency
fSCL
0
400
kHz
tBUF Bus Free Time Between Stop
and Start
t1
1.3
μs
tHD;STA Hold Time (Repeated Start)
t2
After this period, the first clock pulse is
generated.
0.6
μs
tLOW Low Period of SCL Clock
t3
1.3
μs
tHIGH High Period of SCL Clock
t4
0.6
μs
tSU;STA Setup Time for Repeated
Start Condition
t5
0.6
μs
tHD;DAT Data Hold Time
t6
0
0.9
μs
tSU;DAT Data Setup Time
t7
100
ns
tF Fall Time of Both SDA and
SCL Signals
t8
300
ns
tR Rise Time of Both SDA and
SCL Signals
t9
300
ns
tSU;STO Setup Time for Stop Condition
t10
0.6
μs
EEPROM Data Storing Time
tEEMEM_STORE
26
ms
EEPROM Data Restoring Time at
Power On2
tEEMEM_RESTORE1
VDD rise time dependent. Measure without
decoupling capacitors at VDD and GND.
300
μs
EEPROM Data Restoring Time upon
Restore Command2
tEEMEM_RESTORE2
VDD = 5 V.
300
μs
EEPROM Data Rewritable Time3
tEEMEM_REWRITE
540
μs
FLASH/EE MEMORY RELIABILITY
Endurance4
100
700
kCycles
Data Retention5
100
Years
1 Standard I2C mode operation guaranteed by design.
2 During power-up, the output is momentarily preset to midscale before restoring EEPROM content.
3 Delay time after power-on PRESET prior to writing new EEPROM data.
4 Endurance is qualified to 100,000 cycles per JEDEC Std. 22 method A117, and is measured at –40°C, +25°C, and +125°C; typical endurance at +25°C is 700,000 cycles.
5 Retention lifetime equivalent at junction temperature (TJ) = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates
with junction temperature.
t1
t2
t3
t8
t8
t9
t9
t6
t4
t7
t5
t2
t10
PS
S
SCL
SDA
P
Figure 4. I2C Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com