256-Position, Digital Potentiometer

Data Sheet

AD5259

Rev. C

Document Feedback

InformationfurnishedbyAnalogDevicesisbelievedtobeaccurateandreliable.However,no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

licenseisgrantedbyimplicationorotherwiseunderanypatentorpatentrightsofAnalogDevices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2005–2012 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

Nonvolatile memory maintains wiper settings

256-position

Thin LFCSP-10 (3 mm x 3 mm x 0.8 mm) package

Compact MSOP-10 (3 mm × 4.9 mm × 1.1mm) package

V

End-to-end resistance 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ

Resistance tolerance stored in EEPROM (0.1% accuracy)

Power-on EEPROM refresh time < 1ms

Software write protect command

Address Decode Pin AD0 and Pin AD1 allow

4 packages per bus

100-year typical data retention at 55°C

Wide operating temperature

−40°C to +125°C

3 V to 5 V single supply

APPLICATIONS

LCD panel V

LCD panel brightness and contrast control

Mechanical potentiometer replacement in new designs

Programmable power supplies

RF amplifier biasing

Automotive electronics adjustment

Gain control and offset adjustment

Fiber to the home systems

Electronics level settings

GENERAL DESCRIPTION

The AD5259 provides a compact, nonvolatile LFCSP-10

(3 mm × 3 mm) or MSOP-10 (3 mm × 4.9 mm) packaged

solution for 256-position adjustment applications. These

devices perform the same electronic adjustment function

as mechanical potentiometers1 or variable resistors, but

with enhanced resolution and solid-state reliability.

digital interface that is also used to read back the wiper register

and EEPROM content. Resistor tolerance is also stored within

EEPROM, providing an end-to-end tolerance accuracy of 0.1%.

users who need multiple parts on one bus, Address Bit AD0 and

Address Bit AD1 allow up to four devices on the same bus.

FUNCTIONAL BLOCK DIAGRAMS

RDAC

REGISTER

RDAC

DATA

CONTROL

COMMAND

DECODE LOGIC

ADDRESS

DECODE LOGIC

CONTROL LOGIC

AD5259

SERIAL

INTERFACE

POWER-

ON RESET

A

W

B

SCL

SDA

AD0

AD1

GND

RDAC

EEPROM

8

8

Figure 1. Block Diagram

COMMAND

DECODE LOGIC

ADDRESS

DECODE LOGIC

CONTROL

LOGIC

SCL

SDA

AD0

AD1

GND

EEPROM

SERIAL

INTERFACE

RDAC

REGISTER

AND

LEVEL

SHIFTER

A

W

B

Figure 2. Block Diagram Showing Level Shifters

CONNECTION DIAGRAM

AD5259

TOP VIEW

(Not to Scale)

W

1

AD0

2

AD1

3

SDA

4

SCL

5

A

B

GND

10

9

8

7

6

Figure 3. Pinout

interchangeably.