AN2523

List of enhancements

9/23

5

List of enhancements

The following is a list of the enhancements on the four STR9 functional blocks: PFQ/BC,

ADC, Motor Control and EMI bus. The Prefetch Queue / Branch Cache performance have

been improved by increasing the PFQ/Cache size to reduce the time on non-sequential

instruction fetch. The ADC, Motor Control and EMI bus all have added new features and

options that will extend the peripherals' capability. The details of the enhancements are

described in Section 7 on page 15.

1.

Prefetch Queue / Branch Cache Enhancement

–

16 Cache entries

–

8 words deep per entry

2.

ADC enhancement

–

Add ADC conversion trigger input:

External pin input trigger

Timer Trigger

PWM Trigger

–

DMA support

3.

Motor Control Enhancement

–

Double Update Mode

–

Lock Bits

–

Trigger ADC conversion with PWM

–

16-bit PWM Counter and Compare Registers

–

10-bit Dead Time Counter

–

Output values in ES and debug modes

–

Hardware reset of ESC Register

4.

EMI Bus Enhancement (BGA package only)

–

Add new signals EMI_BCLK, EMI_BAA, EMI_WE, EMI_WAIT

–

Support EMI PSRAM (burst) mode

–

Add WE, UB/LB byte selection signal for 16 bit write configuration